# Ultra-low-power SiGe HBT Technology for Wide-range Microwave Applications

Makoto Miura<sup>1</sup>, Hiromi Shimamoto<sup>2</sup>, Katsuya Oda<sup>1</sup>, and Katsuyoshi Washio<sup>1</sup>

1. Central Research Laboratory, Hitachi Ltd., 1-280, Higashi-koigakubo, Kokubunji-shi, Tokyo 185-8601 Japan

Phone : +81-42-323-1111 ext. 3326, Fax : +81-42-327-7764, E-mail : makoto.miura.ax@hitachi.com 2.Renesas Northern Japan Semiconductor. Inc.

Ultra-low power SiGe HBT was Abstract developed for wide-range microwave applications. The key technologies of the SiGe HBT are based on wellcontrolled SiGe / Si epitaxial growth techniques with low-temperature chemical vapor deposition (CVD), which give several important features of the low-power SiGe HBT. The prominent features are a robustly designed n<sup>+</sup>-n<sup>-</sup>p<sup>+</sup> emitter-base junction and a narrow base, realized by an epitaxially grown emitter and a low-temperature thermal cleaning prior to the emitter growth. These features were found to decrease both an emitter junction capacitance (C<sub>JE</sub>) and a carrier transit time in base  $(\tau_B)$  in a great extent. The low-temperature CVD also contributed to the reduction of a collector junction capacitance ( $C_{JC}$ ) by controlling a mono-poly interface in the collector. The effective decrease of C<sub>JE</sub>,  $\tau_B$ , and  $C_{JC}$  has increased a cutoff frequency (f<sub>T</sub>) at a wide range of a collector current density  $(J_c)$ . As a result, Jc of the SiGe HBT decreased more than 60% compared to published data, at a wide f<sub>T</sub> range from 30 to 200 GHz.

*Index Terms* — Heterojunction bipolar transistors, epitaxial growth, impurity profile, Si spacer, emitter capacitance, collector capacitance, corrector current density.

## I. INTRODUCTION

Next generation wireless communication systems require various properties such as a higher broadband performance to provide high speed data transmission, low-power-consumption, low-cost, or and multifunctional properties for compact transceiver front ends in hand held units. The recent development of high-speed SiGe hetero junction bipolar transistor (HBT) technology offers low-cost, high-speed, and multifunctional solutions for such systems because of its potential for integrating highspeed RF microwave circuits and CMOS base-band circuits into a single chip [1]. For the microwave wireless communications such as next generation mobile phone or fixed wireless access (FWA), the frequency range of the interest is around 6 to 40 GHz, corresponding to 30 to 200 GHz cutoff frequency  $(f_T)$ of the SiGe HBT. Since there exists a growing demand for low power solutions due mainly to widely spread mobile communication systems, SiGe HBT needs to operate at such a wide of  $f_T$  with very

low collector current density ( $J_C$ ). In other words,  $f_T$  increase is needed at a wide range of  $J_C$ .

The most effective method for increasing  $f_T$  peak value of the SiGe HBT is the reduction of a carrier transit time in base ( $\tau_B$ ) by scaling the vertical profile [2, 3, 4]. On the other hand, a reduction of an emitter junction capacitance ( $C_{JE}$ ) and a collector junction capacitance ( $C_{JC}$ ) becomes more effective to increase  $f_T$  as  $J_C$  becomes lower. Hence, in order to obtain low-current transistor action at the wide  $f_T$  range, simultaneous reduction of  $C_{JE}$ ,  $C_{JC}$ , and  $\tau_B$  is necessary. Since  $\tau_B$  reduction is likely to increase  $C_{JE}$  [4] because of the high impurity concentration at the junction, obtaining high  $f_T$  at a wide range of  $J_C$  was very difficult.

In the present study, we have developed the lowtemperature SiGe HBT process based on wellcontrolled SiGe / Si epitaxial growth techniques with chemical vapor deposition (CVD) [5], and successfully reduced  $C_{JE}$ ,  $\tau_B$ , and  $C_{JC}$ , by achieving an abrupt n<sup>+</sup>-n<sup>-</sup>p<sup>+</sup> junction, a narrow base, and shrinkage of a collector area. As a result, we could decrease the collector current density ( $J_C$ ) more than 60 % at the wide  $f_T$  range from 30 to 200 GHz.

#### II. FABRICATION PROCESS

Figure 1 shows a structure and corresponding epiprofile of SiGe HBT fabricated in this study. In this structure,  $n^-$  SiGe / Si collector and  $p^+$  SiGe base are non-selectively grown on a patterned structure by





chemical vapor deposition. After opening the emitterwindow,  $n^{-}$  Si spacer and  $n^{+}$  Si emitter are consecutively grown by CVD. The structure has three features that reduce  $C_{JE}$ ,  $\tau_B$ ,  $C_{JC}$ , respectively. First, the n<sup>-</sup> Si spacer contributes to decrease C<sub>IE</sub>. Optimization of the low pressure CVD (LP-CVD) condition realized an abrupt  $n^+-n^--p^+$  structure, and enabled the Si spacer to be fully depleted during the transistor action. Secondary, low-temperature emitter epitaxy is expected to decrease  $\tau_B$  by keeping an abrupt boron profile in the base. In this study, we have optimized H<sub>2</sub> thermal cleaning condition prior to the emitter growth, and decreased the cleaning temperature down to 700 °C in order to suppress the boron diffusion in the base. Thirdly, optimization of the ultra-high vacuum CVD (UHV-CVD) condition during the collector growth can decrease C<sub>JC</sub> as described below. Figure 2 shows TEM image around the collector edge of SiGe HBT fabricated by using optimized growth condition. In the figure, collector shape in case of using the conventional growth condition is also indicated by broken line as a reference. Compared to the conventional condition, the optimized condition shows steeper taper angles of at mono-poly interface. This feature effectively



Fig. 2 TEM images around the collector edge of SiGe HBT grown by optimized UHV-CVD condition. Mono-poly interface in case of conventional UHV-CVD condition is indicated by broken line as a reference.



Fig. 3 Base currents (I<sub>B</sub>) of SiGe HBTs fabricated by different growth conditions as a function of the distance between collector-emitter opening windows.

enlarges the area tolerance between the opening windows of the collector and the emitter. Figure 3 shows base current of SiGe HBTs as a function of a distance between collector and emitter window edges. Because of the expansion of poly-Si regions into emitter opening window, the occurrence of the base current leakage can be seen in the SiGe HBT fabricated with the conventional growth condition as the edge-distance becomes smaller. However, the current leakage is substantially suppressed in the case of using the optimized condition. Therefore, shrinkage of the collector opening window becomes possible by the adoption of the optimized growth condition, which leads to small  $C_{\rm JC}$ .

In order to evaluate each effect quantitatively, two types of SiGe HBTs were fabricated in this study, i.e., the SiGe HBT for decreasing  $J_C$  at high  $f_T$  (HS\_HBT :  $f_T > 100$  GHz), and SiGe HBT for decreasing  $J_C$  at middle of low frequency range (LC\_HBT :  $30 < f_T < 100$  GHz). The typical emitter size in this study is 0.25 x 1  $\mu m^2$ .

#### **III. RESULTS AND DISCUSSIONS**

## A. $C_{JE}$ reduction

Figure 4 shows the intrinsic  $C_{JE}$  ( $C_{JE_int}$ ) of the SiGe HBT (HS\_HBT) plotted with emitter-base voltage ( $V_{EB}$ ). In the figure,  $C_{JE_int}$  of the conventional SiGe HBT with poly-Si emitter is also shown as a reference. Here, note that  $f_T$  of both SiGe HBTs shown in Fig. 4 were designed to be as high as 200 GHz. In Fig. 4, a reduction of  $C_{JE}$  can be seen in HS\_HBT compared to the conventional SiGe HBT at any value of the voltage range. Moreover, the degree of the reduction becomes larger as  $V_{EB}$  approaches to -1 V that is the same condition during the transistor action. The result shows that the insertion of Si spacer enables us to effectively reduce  $C_{JE}$  while keeping high  $f_T$ .



Fig. 4 C<sub>JE int</sub>-V<sub>EB</sub> characteristics of SiGe HBTs.

#### B. $\tau_B$ reduction

Figure 5 shows  $f_T - J_C$  characteristics of the SiGe HBTs (HS\_HBT) with different base thickness. The monotonous increase of  $f_T$  peak can be seen with the decrease of the base width. It is also found that  $f_T$  higher than 200 GHz is obtainable in spite of the insertion of n<sup>-</sup>Si spacer. The results suggest that the effective decrease of  $\tau_B$  was enabled by the suppression of impurity diffusion in the base, and  $J_C$  at a certain value of  $f_T$  prominently decreased especially at the frequency range higher than 100 GHz.



Fig. 5  $f_T$ -J<sub>C</sub> characteristics of SiGe HBTs with various base widths.

## C. $\tau_C$ reduction

Figure 6 shows the  $C_{JC}$  -  $V_{CB}$  characteristics with various area size of the extrinsic collector. Here, the reduction of the extrinsic collector area size down to 40 % was enabled by using the controlled mono-poly interfaces shown in Fig. 2 (b). Since the extrinsic



Fig. 6 C<sub>JC</sub>-V<sub>EB</sub> characteristics of SiGe HBTs with various extrinsic collector areas.

collector area consists of  $p^+$  poly-Si extrinsic base  $n^+$  buried collector, the effect of extrinsic collector size shrinkage can be seen as a prominent  $C_{JC}$  reduction in Fig. 6. Consequently, 30 % decrease of  $C_{JC}$  was confirmed at the collector-base voltage of 0.6 V, which is equal with the voltage during the transistor action.

#### D. $J_C$ reduction at a wide range of $f_T$

 $f_T - J_C$  characteristics of the optimized HS\_HBT and LC\_HBT is shown in Fig. 7. In the figure, the published data of the SiGe HBT with 200 GHz of  $f_T$  peak [6] is also shown as a reference. Compared to the reference data [6], both HS\_HBT and LC\_HBT show prominent reduction of  $J_C$  at a wide range of  $f_T$ , i.e., 60 %  $J_C$  reduction was achieved at  $f_T$  over 100 GHz (HS\_HBT), 70 %  $J_C$  reduction was obtained at  $f_T$  range between 30 GHz and 100 GHz (LC\_HBT). For example,  $f_T$  of 50 GHz was obtained at Jc as low as 0.2 mA /  $\mu m^2$ .



Fig. 7 f<sub>T</sub>-J<sub>C</sub> characteristics of SiGe HBTs.

To find a clear relation between  $f_T$  and  $J_C$ , we have divided the inverse of  $f_T$  into each element expressed by a following equation [4]:

$$\frac{1}{2\pi f_T} = \tau_B + \tau_E + \tau_C + \tau_{C\_charge} + \tau_{E\_charge} + \tau_{CR} \quad (1)$$

where  $\tau_B$  is the electron transit time in base,  $\tau_E$  and  $\tau_C$ are electron transit times in an emitter-base and a collector-base depletion region, respectively.  $\tau_{C\_charge}$ and  $\tau_{E\_charge}$  are charge-discharge time constants in the collector-base and the emitter-base depletion region, respectively.  $\tau_{C\_charge}$  and  $\tau_{E\_charge}$  are proportional to  $C_{JC}$  and  $C_{JE}$ , respectively, and inversely proportional to a collector current (I<sub>C</sub>).  $\tau_{CR}$ is a CR time constant defined by  $C_{JC}$  and collector resistance. In these time constants,  $\tau_{C\_charge}$  and  $\tau_{E\_charge}$  can be extracted from  $f_{T}$ -I<sub>C</sub> curve.  $\tau_E$ ,  $\tau_C$  and  $\tau_{CR}$  can be calculated by using the values of impurity concentration, the emitter/collector capacitance, and

the emitter/collector resistance.  $\tau_B$  is calculated by subtracting the other constants from  $1/2\pi f_T$ . The calculated time constants are shown in Fig. 8. In Fig. 8 (a), the time constants at  $J_c = 2 \text{ mA} / \mu \text{m}^2$  are compared between HS HBT and our previous SiGe HBT [7] with 210 GHz of f<sub>T</sub>, whereas Fig. 8 (b) compares LC\_HBT and the previous SiGe HBT at J<sub>C</sub> = 0.3 mA /  $\mu$ m<sup>2</sup>. In Fig. 8 (a), the reduction of both  $\tau_B$ and  $\tau_{E charge}$  can be seen in HS\_HBT, indicating the effect of narrow base and low  $C_{JE}$ . In Fig. 8 (b), reduction of both  $\tau_E$  charge and  $\tau_C$  charge can be seen in LC\_HBT, attributed to the effect of n Si spacer and the corrector area shrinkage, respectively. Since LC HBT has a thicker n Si spacer compared to HS\_HBT, the reduction of  $\tau_E$  charge is as low as 70 % which leads the drastic increase of  $f_T$  in spite of a slight increase in  $\tau_B + \tau_E$  due to an increased carrier transit time in emitter-base depletion region.

As a conclusion, a combination of the lowtemperature emitter epitaxial process and the monopoly interface control in the collector epitaxial process was found to effectively decrease the collector current density more than 60 % at a wide range of the cutoff frequency, which opens the way for SiGe HBT to the higher frequency microwave band applications.



Fig. 8 Time constants of two HBTs at collector current densities of

(a) 2 mA/ $\mu$ m<sup>2</sup>, and (b) 0.3 mA/ $\mu$ m<sup>2</sup>, compared with the HBT in ref. [7].

#### IV. SUMMARY

The well-controlled process of ultra-low power SiGe HBT was established for low-power higher frequency microwave band applications. The lowtemperature emitter epitaxial process has successfully decreased carrier transit time in base and a chargedischarge time constant in the emitter-base depletion region by realizing abrupt impurity profiles with lowimpurity-density Si spacer between an emitter and a base. The mono-poly interface control during the collector growth also contributed to the chargedischarge time constant in the collector-base depletion region by offering a margin of shrinking the collector area. Combining these effects, we could effectively reduce the collector current density more than 60% compared to the published data, at wide range of a cutoff frequency between 30 to 200 GHz.

## ACKNOWLEDGEMENTS

This work was supported by "The research and development project for expansion of radio spectrum resources" of the Ministry of Internal Affairs and Communications, Japan.

#### References

- K. Washio, "SiGe HBT and BiCMOS Technologies for Optical Transmission and Wireless Communication Systems," *IEEE Trans. Electron Devices*, vol. 50, no. 3, pp. 656-668, 2003.
- [2] B. Heinemann, R. Barth, D. Bolze, J. Drews, P. Formanek, T. Grabolla, U. Haak, W. Höppner, D. K. Köpke, B. Kuck, R. Kurps, S. Marschmeyer, H. H. Richter, H. Rücker, P. Schley, D. Schmidt, W. Winkler, D. Wolansky, H. E. Wulf, and Y. Yamamoto, "A low-parasitic collector construction for high-speed SiGe:C HBTs," *IEDM Tech. Digest*, pp. 251-254, 2004.
- [3] M. Khater, J.-S. Rieh, T. Adam, A. Chinthakindi, J. Johnson, R. Krishnasamy, M. Meghelli, F. Pagette, D. Sanderson, C. Schnabel, K. T. Schonenberg, P. Smith, K. Stein, A. Strieker, S.-J. Jeng, D. Ahlgren, and G. Freeman, "SiGe HBT technology with f<sub>max</sub> / f<sub>T</sub> =350/300 GHz and gate delay below 3.3 ps," *IEDM Tech. Digest*, pp. 247-250, 2004.
- [4] M. Miura, H. Shimamoto, R. Hayami, A. Kodama, T. Tominari, T. Hashimoto, and K. Washio, "Promoting emitter diffusion process and optimization of vertical profiles for high-speed SiGe HBT/BiCMOS," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 857-865, 2006.
- [5] K. Oda, M. Miura, H. Shimamoto, and K. Washio, "Precise Control of Doping Profile and Crystal Quality Improvement of SiGe HBTs using Continuous Epitaxial Growth Technology," *ICSI Tech. Digest*, pp. 85-86, 2007.
- [6] H. Rücker, B. Heinemann, R. Barth, D. Bolze, J. Drews, O. Fursenko, T. Grabolla, U. Haak, W. Höppner, D. Knoll,S. Marschmeyer, N. Mohapatra, H. H. Richter, P. Schley, D. Schmidt, B. Tillack, G. Weidner, D. Wolansky, H. E. Wulf, and Y. Yamamoto, "Integration of high-performance SiGe:C HBTs with thin-film SOI CMOS," *IEDM Tech. Digest*, pp. 239-242, 2004.
- [7] T. Hashimoto, Y. Nonaka, T. Tominari, H. Fujiwara, K. Tokunaga, M.Arai, S.Wada, T. Udo, M. Seto, M. Miura, H. Shimamoto, K. Washio, and H. Tomioka, "Direction to improve SiGe BiCMOS technology featuring 200-GHz SiGe HBT and 80-nm gate CMOS," *IEDM Tech. Digest*, pp. 129-132, 2003.