### 23.5MHz to 6000MHz Fractional/ Integer-N Synthesizer/VCO

## Benefits and Features

- Output Binary Buffers/Dividers Enable Extended Frequency Range
- Divider Ratios of $1 / 2 / 4 / 8 / 16 / 32 / 64 / 128$
- 23.5 MHz to 6000 MHz
- High-Performance Phase Frequency Detector (PFD) and Reference Frequency Reduces Spectral Noise
- PFD Up to 140 MHz
- Reference Frequency Up to 210 MHz
- Low Normalized Inband Phase Noise of $-230 \mathrm{dBc} / \mathrm{Hz}$ Reduces System Noise Floor Contribution
- Manual/Automatic VCO Selection Permits Fast Switching
- Output Phase Reset and Adjustment Allow Synchronization of Multiple Synthesizers
- On-Chip Temperature Sensor with 7-Bit ADC Ensures Optimum VCO Selection
- Cycle Slip Reduction and Fast Lock Features Improve Accuracy and Acquisition Time
- VCO Lock Maintained Over Entire Temperature Range Provides Glitch-Free Operation
- Dual Differential Programmable Outputs Maximize Flexibility of Use

Ordering Information and Typical Application Circuit appears at end of data sheet.

## Functional Diagram

- Clock Generation
- Microwave Radios
- Wireless Infrastructure
- Test and Measurement


## General Description

The MAX2871 is an ultra-wideband phase-locked loop (PLL) with integrated voltage control oscillators (VCOs) capable of operating in both integer- N and fractional-N modes. When combined with an external reference oscillator and loop filter, the MAX2871 is a high-performance frequency synthesizer capable of synthesizing frequencies from 23.5 MHz to 6.0 GHz while maintaining superior phase noise and spurious performance.
The ultra-wide frequency range is achieved with the help of multiple integrated VCOs covering 3000 MHz to 6000 MHz , and output dividers ranging from 1 to 128 . The device also provides dual differential output drivers, which can be independently programmed to deliver -1 dBm to +8 dBm differential output power. Both outputs can be muted by either software or hardware control.
The MAX2871 is controlled by a 3-wire serial interface and is compatible with 1.8 V control logic. The device is available in a lead-free, RoHS-compliant, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 32-pin TQFN package, and operates over an extended $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.
The MAX2871 has an improved feature set and better overall phase noise and is fully pin- and software- compatible with the MAX2870.

## Applications



## Absolute Maximum Ratings



| Junction Temperature .............................................. $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Operating Temperature Range........................ $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, | $+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 1)

TQFN
Junction-to-Ambient Thermal Resistance $\left(\theta_{\mathrm{JA}}\right) \ldots . . . . . . .29^{\circ} \mathrm{C} / \mathrm{W} \quad$ Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right) . . . . . . . . . . . . .1 .7^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## DC Electrical Characteristics

(Measured using MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{f}_{\mathrm{PFD}}=50 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical
 unless otherwise noted.) (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  | 3 | 3.3 | 3.6 | V |
| RFOUT_Current Consumption | $\mathrm{I}_{\text {RFOUT_, }}$, minimum output power, single channel |  |  | 9 |  | mA |
|  | $\mathrm{I}_{\text {RFOUT_ }}$, maximum output power, single channel |  |  | 25 |  |  |
| Supply Current | Both channels enabled, maximum output power | Total, including RFOUT, both channel (Note 3) |  | 165 | 200 | mA |
|  |  | Each output divide-by-2 |  | 8 |  |  |
|  |  | ICCVCO + ICCRF (Note 3) |  | 122 |  |  |
|  |  | Low-power sleep mode |  |  | 1 |  |

## AC Electrical Characteristics

(Measured using MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}_{-}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{f}_{\mathrm{PFD}}=25 \mathrm{MHz}, \mathrm{f}_{\text {RFOUT_ }}=6000 \mathrm{MHz}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values measured at $\mathrm{V}_{\mathrm{CC}_{-}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, register settings 00780000,20000141, 01005E42, 00000013, 610F423C, 01400005; unless otherwise noted.) (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE OSCILLATOR INPUT (REF_IN) |  |  |  |  |  |
| REF_IN Input Frequency Range |  | 10 |  | 210 | MHz |
| REF_IN Input Sensitivity |  | 0.7 |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {P-P }}$ |
| REF_IN Input Capacitance |  |  | 2 |  | pF |
| REF_IN Input Current |  | -60 |  | +60 | $\mu \mathrm{A}$ |
| PHASE DETECTOR |  |  |  |  |  |
| Phase Detector Frequency | Integer-N mode |  | 140 |  | MHz |
|  | Fractional-N mode |  | 125 |  |  |

AC Electrical Characteristics (continued)
(Measured using MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}_{-}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{f}_{\mathrm{PFD}}=25 \mathrm{MHz}, \mathrm{f}_{\mathrm{RFOUT}}=6000 \mathrm{MHz}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \overline{\mathrm{~V}}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \overline{\mathrm{C}}$, register settings 00780000, 200001 $\overline{4} 1,01005 \mathrm{E} 42$, 00000013, 610F423C, 01400005; unless otherwise noted.) (Note 2)


## AC Electrical Characteristics (continued)

(Measured using MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{f}_{\mathrm{PFD}}=25 \mathrm{MHz}, \mathrm{f}_{\text {RFOUT }}=6000 \mathrm{MHz}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \overline{\mathrm{~V}}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, register settings 00780000, 20000141, 01005E42, 00000013, 610F423C, 01400005; unless otherwise noted.) (Note 2)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Spurious Signals Due to PFD Frequency | 50 kHz loop bandwidth |  | -88 |  | dBc |
| VCO Tune Voltage |  | 0.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & -0.5 \end{aligned}$ | V |
| TEMPERATURE SENSOR AND ADC |  |  |  |  |  |
| ADC Resolution |  |  | 7 |  | Bits |
| Temperature Sensor Accuracy |  |  | 3 |  | ${ }^{\circ} \mathrm{C}$ |

DIGITAL I/O CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}_{-}}=+3 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}_{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values at $\mathrm{V}_{\mathrm{CC}_{-}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Note 2$)$

| PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| SERIAL INTERFACE INPUTS (CLK, DATA, LE, CE, RFOUT_EN) |  |  |  |  |
| Input Logic-Level Low | $V_{\text {IL }}$ | 0.4 |  | V |
| Input Logic-Level High | $\mathrm{V}_{\mathrm{IH}}$ | 1.5 |  | V |
| Input Current | $\mathrm{I}_{\mathrm{IH}} / \mathrm{ILI}$ | -1 | +1 | $\mu \mathrm{A}$ |
| Input Capacitance |  | 1 |  | pF |
| SERIAL INTERFACE OUTPUTS (MUX, LD) |  |  |  |  |
| Output Logic-Level Low | 0.3 mA sink current |  | 0.4 | V |
| Output Logic-Level High | 0.3 mA source current | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.4 \end{gathered}$ |  | V |
| Output Current Level High |  | 0.5 |  | mA |

### 23.5 MHz to 6000 MHz Fractional/ Integer-N Synthesizer/VCO

## SPI TIMING CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}_{-}}=+3 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}_{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values at $\mathrm{V}_{\mathrm{CC}_{-}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK Clock Period | ${ }^{\text {t }}$ P | Guaranteed by CLK pulse-width low and high | 50 |  |  | ns |
| CLK Pulse-Width Low | ${ }^{\text {t }}$ CL |  | 25 |  |  | ns |
| CLK Pulse-Width High | $\mathrm{t}_{\mathrm{CH}}$ |  | 25 |  |  | ns |
| LE Setup Time | tes |  | 20 |  |  | ns |
| LE Hold Time | $\mathrm{t}_{\text {LEH }}$ |  | 10 |  |  | ns |
| LE Minimum Pulse-Width High | tLEW |  | 20 |  |  | ns |
| DATA Setup Time | $t_{\text {DS }}$ |  | 25 |  |  | ns |
| DATA Hold Time | $\mathrm{t}_{\mathrm{DH}}$ |  | 25 |  |  | ns |
| MUX Valid | $\mathrm{t}_{\text {DOT }}$ | MUX transition valid after CLK rise |  |  | 10 | ns |

Note 2: Production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Cold and hot are guaranteed by design and characterization.
Note 3: $f_{R E F}{ }^{\prime N}=100 \mathrm{MHz}$, phase detector frequency $=25 \mathrm{MHz}$, RF output $=6000 \mathrm{MHz}$. Register setting: $00780000,00400061,34011242$, F8010003, 638FF1FC, 80400005.
Note 4: Measured single ended with 27 nH to $\mathrm{V}_{\mathrm{CC}}$ RF into $50 \Omega$ load. Power measured with single output enabled. Unused output has 27 nH to $\mathrm{V}_{\text {CC_RF }}$ with $50 \Omega$ termination.
Note 5: VCO phase noise is measured open loop.
Note 6: Measured at 200 kHz using a 50 MHz Bliley NV108C19554 OCVCXO with 2 MHz loop bandwidth. Register setting 801E0000, 8000FFF9, 80005FC2, 6C10000B, 638E80FC, 400005. EV kit loop filter: C2 $=1500 \mathrm{pF}, \mathrm{C} 1=33 \mathrm{pF}, \mathrm{R} 2 \mathrm{~A}=0 \Omega$, $R 2 B=1100 \Omega, R 3=0 \Omega, C 3=$ open.
Note 7: $1 / \mathrm{f}$ noise contribution to the in-band phase noise is computed by using $1 / \mathrm{f}$ noise $+10 \log (10 \mathrm{kHz} / \mathrm{fOFFSET})+$ $20 \log \left(f_{R F} / 1 G H z\right)$. Register setting: 803A0000, 8000FFF9, 81005F42, F4000013, 6384803C, 001500005.
Note 8: $f_{R E F} / \mathrm{N}=50 \mathrm{MHz} ; \mathrm{f}_{\mathrm{PFD}}=25 \mathrm{MHz}$; offset frequency $=10 \mathrm{kHz} ; \mathrm{VCO}$ frequency $=4227 \mathrm{MHz}$, output divide-by- 2 enabled. RFOŪ = 2113.5MHz; N = 169; loop BW = 40kHz, CP[3:0] = 1111; integer mode.
Note 9: $f_{R E F} 1 \mathrm{~N}=50 \mathrm{MHz} ; \mathrm{f}_{\mathrm{PFD}}=50 \mathrm{MHz} ; \mathrm{VCO}$ frequency $=4400 \mathrm{MHz}, \mathrm{f}_{\text {RFOUT }}=4400 \mathrm{MHz}$; loop BW $=65 \mathrm{kHz}$. Register setting: 002C0000, 200303E9, 80005642, 00000133, 638E82FC, 01400005. EV kit loop filter: $\mathrm{C} 2=0.1 \mu \mathrm{~F}, \mathrm{C} 1=0.012 \mu \mathrm{~F}$, $R 2 A=0 \Omega, R 2 B=120 \Omega, R 3=250 \Omega, C 3=820 p F$.

Typical Operating Characteristics
(Measured with MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}_{-}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, see the Testing Conditions Table.)






6.0GHz VCO OPEN-LOOP PHASE NOISE




Typical Operating Characteristics (continued)
(Measured with MAX2871 EV Kit. $\mathrm{V}_{\mathrm{CC}_{-}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{REF}} \mathrm{IN}=50 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, see the Testing Conditions Table.)




## Typical Operating Characteristics Testing Conditions Table

| TOC TITLE | $\begin{aligned} & \mathrm{f}_{\mathrm{REF}} \\ & (\mathrm{MHz}) \end{aligned}$ | $\begin{gathered} \text { fPFD } \\ (\mathrm{MHz}) \end{gathered}$ | REGISTER SETTINGS (hex) | LOOP <br> FILTER <br> BW (Hz) | MAX2871 EV KIT COMPONENT VALUES |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C2 <br> (F) | $\begin{gathered} \text { R2A + } \\ \text { R2B ( } \Omega \text { ) } \end{gathered}$ | C1 (F) | R3 $(\Omega)$ | C3 <br> (F) |  |
| 3.0 GHz VCO OPEN-LOOP PHASE NOISE vs. FREQUENCY | N/A | N/A | 80B40000, 80000141, 0000405A, XX00013, 648020FC, 00000005 | N/A | N/A | N/A | N/A | N/A | N/A | VCO bits set <br> for 3GHz <br> output, $\text { VAS_SHDN = } 1$ |
| 4.5 GHz VCO OPEN-LOOP PHASE NOISE vs. FREQUENCY | N/A | N/A | 80B40000, 80000141, 0000405A, XX00013 648020FC, 00000005 | N/A | N/A | N/A | N/A | N/A | N/A | VCO bits set <br> for 4.5 GHz <br> output, <br> VAS_SHDN = 1 |
| 6.0 GHz VCO OPEN-LOOP PHASE NOISE vs. FREQUENCY | N/A | N/A | 80B40000, 80000141 0000405A XX00013, 648020FC 00000005 | N/A | N/A | N/A | N/A | N/A | N/A | VCO bits set <br> for 6.0GHz <br> output, $\text { VAS_SHDN = } 1$ |
| $3.0 \mathrm{GHz}$ <br> CLOSED-LOOP <br> PHASE NOISE <br> vs. FREQUENCY | 50 | 25 | 803C0000 <br> 80000141 <br> 00009E42, <br> E8000013, <br> 618160FC, <br> 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| 4.5GHz <br> CLOSED-LOOP <br> PHASE NOISE <br> vs. FREQUENCY | 50 | 25 | 805A0000, <br> 80000141, <br> 00009E42, <br> E8000013, <br> 618160FC, <br> 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| 6.0GHz <br> CLOSED-LOOP <br> PHASE NOISE <br> vs. FREQUENCY | 50 | 25 | 80780000, <br> 80000141, <br> 00009E42, <br> EA000013, <br> 608C80FC, <br> 00400005 | 40k | 0.14 | 120 | $0.012 \mu$ | 250 | 820p |  |

## Typical Operating Characteristics Testing Conditions Table (continued)

| TOC TITLE | fREF <br> (MHz) | fPFD <br> (MHz) | REGISTER SETTINGS (hex) | $\begin{aligned} & \text { LOOP } \\ & \text { FILTER } \\ & \text { BW (Hz) } \\ & \hline \end{aligned}$ | MAX2871 EV KIT COMPONENT VALUES S |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C2 <br> (F) | $\begin{gathered} \text { R2A + } \\ \text { R2B ( } \Omega \text { ) } \end{gathered}$ | C1 (F) | R3 <br> ( $\Omega$ ) | C3 <br> (F) |  |
| 904MHz INTEGER-N <br> MODE PHASE <br> NOISE AND SPUR <br> PERFOMANCE <br> vs. FREQUENCY | 40 | 0.8 | 82350000, <br> 800007D1 <br> E1065FC2, <br> 2C000013 <br> 6020803C <br> 00400005 | 16k | $0.1 \mu$ | 806 | 3300p | 1201 | 470p |  |
| 2687.5 MHz <br> INTEGER-N PHASE NOISE AND SPUR PERFORMANCE vs. FREQUENCY | 40 | 0.5 | 94FF0000, 803207D1, 010A1E42, B00000A3, 6090803C, 00400005 | 5 k | $0.1 \mu$ | 1000 | 6800p | 300 | $0.01 \mu$ |  |
| 2113.5 MHz <br> FRACTIONAL-N PHASE NOISE (LOW-NOISE MODE) vs. FREQUENCY | 50 | 25 | 00548050, <br> 400003E9, <br> 81005FC2, <br> E8000013, <br> 609C80FC, <br> 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| 2113.5 MHz <br> FRACTIONAL-N PHASE NOISE vs. FREQUENCY (LOW-SPUR MODE) | 50 | 25 | 00548050, <br> 400003E9, <br> E1005FC2, <br> E8000013, <br> 609C80FC, <br> 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| 2679.4MHz <br> FRACTIONAL-N PHASE NOISE vs. FREQUENCY (LOW-NOISE MODE) | 50 | 25 | 00358160, 203207D1, 01005E42, B20000A3, 6010003C, 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| 2679.4MHz <br> FRACTIONAL-N <br> PHASE NOISE vs. <br> FREQUENCY <br> (LOW-SPUR MODE) | 50 | 25 | 00358160, 203207D1, 41005E42, B20000A3, 6010003C, 00400005 | 40k | $0.1 \mu$ | 120 | $0.012 \mu$ | 250 | 820p |  |
| SUPPLY CURRENT <br> vs. OUTPUT POWER <br> SETTING <br> (ONE CHANNEL <br> ACTIVE, 3GHz) | 50 | 25 | 003C0000, <br> 20000321, <br> 01005E42, <br> 00000013, <br> 610F423C, <br> 01400005, |  |  |  |  |  |  | APWR swept from 00 to 11 |

## Typical Operating Characteristics Testing Conditions Table (continued)

| TOC TITLE | $\mathrm{f}_{\mathrm{REF}}$ <br> (MHz) | $\begin{gathered} \text { fPFD } \\ (\mathrm{MHz}) \end{gathered}$ | REGISTER SETTINGS (hex) | LOOP <br> FILTER <br> BW (Hz) | MAX2871 EV KIT COMPONENT VALUES |  |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C2 <br> (F) | $\begin{gathered} \text { R2A + } \\ \text { R2B }(\Omega) \\ \hline \end{gathered}$ | C1 <br> (F) | R3 $(\Omega)$ | C3 <br> (F) |  |
| SUPPLY CURRENT vs. FREQUENCY (ONE CHANNEL ACTIVE, MAXIMUM OUTPUT POWER) | 50 | 25 | $\begin{aligned} & 003 C 0000, \\ & \text { 20000321, } \\ & 01005 E 42, \\ & 00000013, \\ & 610 F 423 C, \\ & 01400005 \end{aligned}$ |  |  |  |  |  |  | N and F values changed for each frequency |
| SUPPLY CURRENT vs. OUTPUT POWER SETTING (TWO CHANNELS ACTIVE) | 50 | 25 | $\begin{aligned} & 003 C 0000, \\ & \text { 20000321, } \\ & 01005 E 42, \\ & 00000013, \\ & 610 F 43 F C, \\ & 01400005 \end{aligned}$ |  |  |  |  |  |  | APWR and BPWR swept from 00 to 11 |
| SUPPLY CURRENT vs. FREQUENCY (TWO CHANNELS ACTIVE MAXIMUM OUTPUT POWER) | 50 | 25 | $\begin{aligned} & \text { 003C0000, } \\ & \text { 20000321, } \\ & 01005 E 42, \\ & 00000013, \\ & 610 F 43 F C, \\ & 01400005 \end{aligned}$ |  |  |  |  |  |  | N and F values swept for each frequency |
| PLL LOCK vs. TIME | 40 | 40 | $\begin{aligned} & 00250120, \\ & 20320141, \\ & 00004042, \\ & 000000 \mathrm{A3}, \\ & 0184023 \mathrm{C}, \\ & 01400005 \end{aligned}$ | 40k | $0.1 \mu$ | 120 | 0.012 $\mu$ | 250 | 820p | CDM changed from 00 to 01 |

Pin Configuration

| TOP VIEW |  |  | $\begin{aligned} & \text { 皆 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \sum_{\gtreqless}^{\text {u}} \\ & \sum_{0}^{1} \end{aligned}$ | $\stackrel{\text { 山 }}{\stackrel{\text { M }}{ }}$ | $\begin{aligned} & \text { 든 } \\ & \text { 山 } \\ & \frac{\varrho}{2} \end{aligned}$ | 0 <br> -1 <br> 0 <br> 0 | O <br>  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 24 | 23 | 22 |  | 20 | 19 | 18 | 17 |  |
| LD | 25 |  |  |  |  |  |  | 16 | VCC＿RF |
| RFOUT＿EN | 26 |  |  |  |  |  |  | －15 | RFOUTB＿N |
| GND＿DIG | 27 |  |  |  |  |  |  | －14 | RFOUTB＿P |
| VCC＿DIG | 28 |  |  |  |  |  |  | ：13 | RFOUTA＿N |
| REF＿IN | 29 |  |  | IAX | 2871 |  |  | ！ 12 | RFOUTA＿P |
| MUX | 30 |  |  |  |  |  |  | ： 11 | GND＿RF |
| GND＿SD | 31 |  |  |  |  |  | EP | 10 | VCC＿PLL |
| VDD＿SD | 32 |  |  |  |  |  |  | －9 | GND＿PLL |
|  | 1 | 2 |  |  |  |  |  | 8 |  |
|  | گ. | $\underset{\Delta}{\mathbb{Z}}$ |  |  |  | 0 <br>  | 5 0 0 0 | $\begin{aligned} & \text { O} \\ & \text { ì } \end{aligned}$ |  |
|  |  |  |  | TQ |  |  |  |  |  |

## Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | CLK | Serial Clock Input．The data is latched into the 32－bit shift register on the rising edge of the <br> CLK line． |
| 2 | DATA | Serial Data Input．The serial data is loaded MSB first．The 3 LSBs identify the register address． |
| 3 | LE | Load Enable Input．When LE goes high the data stored in the shift register is loaded into the <br> appropriate latches． |
| 4 | CE | Chip Enable．A logic－low powers the part down and the charge pump becomes high impedance． |
| 5 | SW | Fast－Lock Switch．Connect to the loop filter when using the fast－lock mode． |
| 6 | VCC＿CP | Power Supply for Charge Pump．Place decoupling capacitors as close as possible to the pin． |
| 7 | CP＿OUT | Charge－Pump Output．Connect to external loop filter input． |
| 8 | GND＿CP | Ground for Charge－Pump．Connect to board ground，not to the paddle． |
| 9 | GND＿PLL | Ground for PLL．Connect to board ground，not to the paddle． |
| 10 | VCC＿PLL | Power Supply for PLL．Place decoupling capacitors as close as possible to the pin． |
| 11 | GND＿RF | Ground for RF Outputs．Connect to board ground plane，not to the paddle． |
| 12 | RFOUTA＿P | Open Collector Positive RF Output A．See RFOUTA $\pm$ and RFOUTB $\pm$ section in $\underline{\text { Detailed }}$ <br> Description． |
| 13 | RFOUTA＿N | Open Collector Negative RF Output A．See RFOUTA $\pm$ and RFOUTB $\pm$ section in $\underline{\text { Detailed }}$ <br> Description． |

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 14 | RFOUTB_P | Open Collector Positive RF Output B. See RFOUTA $\pm$ and RFOUTB $\pm$ section in Detailed Description. |
| 15 | RFOUTB_N | Open Collector Negative RF Output B. See RFOUTA $\pm$ and RFOUTB $\pm$ section in Detailed Description. |
| 16 | VCC_RF | Power Supply for RF Output and Dividers. Place decoupling capacitors as close as possible to the pin. |
| 17 | VCC_Vco | VCO Power Supply. Place decoupling capacitors to the analog ground plane. |
| 18 | GND_VCO | Ground for VCO. Connect to main board ground plane, not directly to the paddle. |
| 19 | NOISE_FILT | VCO Noise Decoupling. Place a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 20 | TUNE | Control Input to the VCO. Connect to external loop filter. |
| 21 | GND_TUNE | Ground for Control Input to the VCO. Connect to main board ground plane, not directly to the paddle. |
| 22 | RSET | Charge-Pump Current Range Input. Connect an external resistor to ground to set the minimum CP current. $\mathrm{I}_{\mathrm{CP}}=1.63 / \mathrm{R}_{\text {SET }} \times(1+\mathrm{CP}[3: 0])$ |
| 23 | BIAS_FILT | VCO Noise Decoupling. Place a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 24 | REG | Reference Voltage Compensation. Place a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 25 | LD | Lock Detect Output. Logic-high when locked, and logic-low when unlocked. See register description for more details (Table 9). |
| 26 | RFOUT_EN | RF Output Enable. A logic-low disables the RF outputs. |
| 27 | GND_DIG | Ground for Digital Circuitry. Connect to main board ground plane, not directly to the paddle. |
| 28 | $\mathrm{V}_{\text {CC_DIG }}$ | Power Supply for Digital Circuitry. Place decoupling capacitors as close as possible to pin. |
| 29 | REF_IN | Reference Frequency Input. This is a high-impedance input with a nominal bias voltage of $\mathrm{V}_{\mathrm{CC}}$ DIG/2. AC-couple to reference signal. |
| 30 | MUX | Multiplexed I/Os. See Table 5. |
| 31 | GND_SD | Ground for Sigma-Delta Modulator. Connect to main board ground plane, not directly to the paddle. |
| 32 | VCC_SD | Power Supply for Sigma-Delta Modulator. Place decoupling capacitors as close as possible to the pin. |
| - | EP | Exposed Pad. Connect to board ground. |

## Detailed Description

## 4-Wire Serial Interface

The MAX2871 serial interface contains six write-only and one read-only 32-bit registers. The 29 most-significant bits (MSBs) are data, and the three least-significant bits (LSBs) are the register address. Register data is loaded MSB first through the 4-wire serial interface (SPI). When LE is logic-low, the logic level at DATA is shifted at the rising edge of CLK. At the rising edge of LE, the 29 data bits are latched into the register selected by the address bits. The user must program all register values after power-up.

Register programming order should be address 0x05, $0 \times 04,0 \times 03,0 \times 02,0 \times 01$, and $0 \times 00$. Several bits are double buffered to update the settings at the same time. See the register descriptions for double buffered settings.

Register $0 \times 06$ can be read back through the MUX pin. The user must set MUX (register 5, bit 18 and register 2 , bits $28: 26)=1100$. To begin the read sequence, set LE to logic-low, send 32 periods of CLK, and set LE to logic-high. While the CLK is running, the DATA pin can be held at logic-high or logic-low for 29 clocks, but the last 3 bits must be 110 to indicate register 6, then set LE back to logic-high after the 32nd clock. Finally, send 1 period of the clock. The MSB of register $0 \times 06$ appears after the rising edge of the next clock and continues to shift out for the next 29 clock cycles (Figure 2). After the LSB of register $0 \times 06$ has been read, the user can reset MUX register $=0000$.

## Power Modes

The MAX2871 can be put into low-power mode by setting SHDN $=1$ (register 2 , bit 5 ) or by setting the CE pin to logic-low.


Figure 1. SPI Timing Diagram


Figure 2. Initiating Readback


Figure 3. Reference Input

After exiting low-power mode, allow at least 20 ms for external capacitors to charge to their final values before programming the final VCO frequency.

## Reference Input

The reference input stage is configured as a CMOS inverter with shunt resistance from input to output. In shutdown mode this input is set to high impedance to prevent loading of the reference source.
The reference input signal path also includes optional $x 2$ and $\div 2$ blocks. When the reference doubler is enabled (DBR = 1), the maximum reference input frequency is limited to 105 MHz . When the doubler is disabled, the reference input frequency is limited to 210 MHz . The minimum reference frequency is 10 MHz . The minimum R counter divide ratio is 1 , and the maximum divide ratio is 1023 .

## Int, Frac, Mod and R Counter Relationship

The phase-detector frequency is determined as follows:

$$
f_{P F D}=f_{R E F} \times[(1+D B R) /(R \times(1+R D I V 2))]
$$

$f_{\text {REF }}$ represents the external reference input frequency. DBR (register 2, bit 25) sets the freF input frequency doubler mode ( 0 or 1 ). RDIV2 (register 2, bit 24) sets the fREF divide-by- 2 mode ( 0 or 1 ). $R$ (register 2 , bits $23: 14$ ) is the value of the 10 -bit programmable reference counter ( 1 to 1023). The maximum fPFD is 125 MHz for frac-N mode and 140 MHz for int-N mode. The R-divider can be held in reset when RST $($ register 2, bit 3$)=1$.
The VCO frequency (fVco), N, F, and M can be determined based on desired RF output frequency (fRFOUTA) as follows:
Set DIVA value property based on $\mathrm{f}_{\text {RFOUTA }}$ and Table 4 (register 4, bits 22:20)

$$
f_{\text {VCO }}=f_{\text {RFOUTA }} \times \text { DIVA }
$$

If bit $\mathrm{FB}=1$, (DIVA is not in PLL feedback loop):

$$
N+(F / M)=f_{V C o f f P F D}
$$

If bit FB $=0$, (DIVA is in PLL feedback loop) and DIVA $\leq$ 16:

$$
N+(F / M)=(f v c o / f \text { PFD }) / D I V A
$$

If bit $F B=0$, (DIVA is in PLL feedback loop) and DIVA $>16$ :

$$
\mathrm{N}+(\mathrm{F} / \mathrm{M})=(\mathrm{fVCo}, f \mathrm{fPFD}) / 16
$$

$N$ is the value of the 16 -bit $N$ counter ( 16 to 65535 ), programmable through bits $30: 15$ of register $0 . \mathrm{M}$ is the fractional modulus value ( 2 to 4095), programmable through bits $14: 3$ of register 1. F is the fractional division value ( 0 to MOD - 1), programmable through bits 14:3 of register 0 . In frac- N mode, the minimum N value is 19 and maximum N value is 4091 . The N counter is held in reset when RST $=1$ (register 2, bit 3). DIVA is the RF output divider setting ( 0 to 7 ), programmable through bits 22:20 of register 4. The division ratio is set by 2 DIVA.
The RF B output frequency is determined as follows:

$$
\begin{gathered}
\text { If BDIV = } 0 \text { (register } 4, \text { bit } 9 \text { ), f froutb }=f_{\text {RFOUTA }} . \\
\\
\text { If } \text { BDIV }=1, f_{\text {RFOUTB }}=f_{\text {VCo }} .
\end{gathered}
$$

## Int-N/Frac-N Modes

Integer-N mode is selected by setting bit INT = 1 (register 0 , bit 31). When operating in integer-N mode, it is also necessary to set bit LDF (register 2, bit 8) to set the lock detect to integer-N mode.
The device's frac- N mode is selected by setting bit $\operatorname{INT}=0$ (register 0, bit 31). Additionally, set bit LDF $=0$ (register 2, bit 8 ) for frac-N lock-detect mode.
If the device is in frac- N mode, it will remain in frac- N mode when fractional division value $\mathrm{F}=0$, which can result in unwanted spurs. To avoid this condition, the device can automatically switch to integer-N mode when $\mathrm{F}=0$ if the bit F01 = 1 (register 5, bit 24).

## Phase Detector and Charge Pump

The device's charge-pump current is determined by the value of the resistor from pin RSET to ground and the value of bits CP (register 2, bits 12:9) as follows:

$$
\mathrm{ICP}=1.63 / \mathrm{R}_{\mathrm{SET}} \times(1+\mathrm{CP}<3: 0>)
$$

To reduce spurious in frac-N mode, set charge-pump linearity bits $\mathrm{CPL}=00 / 01 / 10 / 11$ (register 1 , bits $30: 29$ ). The user can determine which mode works best for their application. For int-N mode, set CPL $=00$.

The charge-pump output can be put into high-impedance mode when TRI = 1 (register 2, bit 4). The output is in normal mode when TRI $=0$.
The phase detector polarity can be changed if an active inverting loop filter topology is used. For noninverting loop filters, set PDP = 1 (register 2, bit 6). For inverting loop filters, set PDP $=0$.

## MUX

MUX is a multipurpose input/output for observing and controlling various internal functions of the MAX2871. MUX can also be configured as serial data output. Bits MUX (register 5, bit 18 and register 2, bit 28:26) are used to select the desired MUX function (see Table 5).

## Lock Detect

Lock detect can be monitored through the LD output by setting the LD bits (register 5, bits 23:22). For digital lock detect, set LD $=01$. The digital lock detect is dependent on the mode of the synthesizer. In frac- N mode set LDF = 0 , and in int-N mode set LDF $=1$. To set the accuracy of the digital lock detect, see Table 1 and Table 2.
Analog lock detect can be set with LD = 10. In this mode, LD is an open-drain output and requires an external pullup resistor.
The lock detect output validity is dependent on many factors. The lock detect output is not valid during VCO auto selection process. After the VCO auto selection process has completed, the lock detect output is not valid until the TUNE voltage has settled. TUNE voltage settling time is dependent on loop filter bandwidth, and can be calculated using EE-Sim Simulation tool found at www.maximintegrated.com.

## Cycle Slip Reduction

Cycle slip reduction is one of the two methods available to improve lock time. It is enabled by setting CSM bit (register 3 , bit 18) to 1 . In this mode, the charge pump must be set to its minimum value.

## Fast-Lock

Another method to decrease lock time is to use a fast-lock mode. This mode requires that $\mathrm{CP}=0000$ (register 2, bits $12: 9$ ) and that the shunt resistive portion of the loop filter be segmented into two parts, where one resistor is $1 / 4$ of the total resistance, and the other resistor is $3 / 4$ of the


Figure 4. Fast Lock Filter Topology

## Table 1. Frac-N Digital Lock-Detect Settings

| PFD FREQUENCY | LDS | LDP | LOCKED UP/DOWN <br> TIME SKEW (ns) | NUMBER OF LOCKED <br> CYCLES TO SET LD | UP/DOWN TIME SKEW <br> TO UNSET LD (ns) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\leq 32 \mathrm{MHz}$ | 0 | 0 | 10 | 40 | 15 |
| $\leq 32 \mathrm{MHz}$ | 0 | 1 | 6 | 40 | 15 |
| $>32 \mathrm{MHz}$ | 1 | X | 4 | 40 | 4 |

Table 2. Int-N Digital Lock-Detect Settings

| PFD FREQUENCY | LDS | LDP | LOCKED UP/DOWN <br> TIME SKEW (ns) | NUMBER OF LOCKED <br> CYCLES TO SET LD | UP/DOWN TIME SKEW <br> TO UNSET LD (ns) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\leq 32 \mathrm{MHz}$ | 0 | 0 | 10 | 5 | 15 |
| $\leq 32 \mathrm{MHz}$ | 0 | 1 | 6 | 5 | 15 |
| $>32 \mathrm{MHz}$ | 1 | X | 4 | 5 | 4 |

total resistance. The larger resistor should be connected from ground to SW, and the smaller resistor from SW to the loop filter capacitor (see Figure 4). When CDM $=01$ (register 3, bits 16:15), fast-lock is active after the VAS has completed. During fast-lock, the charge pump is increased to CP = 1111 and the shunt loop filter resistance is set to $1 / 4$ of the total resistance by changing pin SW from high impedance to ground. Fast-lock deactivates after a timeout set by the user. This timeout is loop filter dependent, and is set by:

$$
t_{\text {FAST-LOCK }}=\mathrm{M} \times \text { CDIV/fPFD }
$$

where $M$ is the modulus setting and CDIV is the clock divider setting. The user must determine the CDIV setting based on their loop filter time constant.

## RFOUTA $\pm$ and RFOUTB $\pm$

The device has dual differential open-collector RF outputs that require an external RF choke or a $50 \Omega$ resistor to supply for each output. Each differential output can be independently enabled or disabled by setting bits RFA_EN (register 4, bit 5) and RFB_EN (register 4, bit 8). Both outputs are also controlled by applying a logic-high (enabled) or logic-low (disabled) to pin RFOUT_EN.
The output power of each output can be individually controlled with APWR (register 4, bits 4:3) for RFOUTA and BPWR (register 4, bits 7:6) for RFOUTB. The available differential output power settings are from -4 dBm to +5 dBm , in 3 dB steps with $50 \Omega$ pullup to supply. The available single-ended output power ranges from -4 dBm to +5 dBm in 3dB steps with a RF choke to supply. Across the entire frequency range different pullup elements (L or R) are required for optimal output power. If single-ended output is used, the unused output should be supplied and terminated in the same manner as the corresponding load. If a differential output is unused then those RFOUT pins should be directly connected to VCC_RF (pin 16).
To prevent undesired frequencies from being output while acquiring lock, the output power can be disabled when the PLL is unlocked by using MTLD (register 4, bit 10). A logic 1 will disable the outputs when the digital lock detect is logic low. When acquiring lock the output can overshoot and pass through the desired frequency. In some circumstances, the digital lock detect will flicker high during these periods. To prevent this from happening, a timer can be used to delay the output from enabling after losing lock. Enable MUTEDEL (register 3, bit 17) with MTLD enabled to use this function. The delay for enabling the output is set by:
Delay = CDIV x M/fPFD
where CDIV (register 3, bits 14:3) is the clock divider, M (register 1, bits 14:3) is the variable modulus for the fractional N modulator, and fPFD is the phase detector frequency.

## Voltage-Controlled Oscillator

The fundamental VCO frequency of the device guarantees gap-free coverage from 3.0 GHz to 6.0 GHz using four individual VCO core blocks with 16 sub-bands within each block. Connect the output of the loop filter to the TUNE input. The TUNE input is used to control the VCO.

## Tune ADC

A 7-bit ADC is used to read back the VCO tuning voltage. The ADC value can be read back through register 6 , bits $22: 16$. To digitize the tuning voltage, do the following:

1) Set bits CDIV (register 3 , bits $14: 3$ ) $=\mathrm{fPFD} / 100 \mathrm{kHz}$ to set the clock speed for the ADC.
2) Set bits ADCM (register 5, bits 5:3) = 100 to enable the ADC to read the TUNE pin voltage.
3) Set bit ADCS (register 5, bit 6) $=1$ to start the ADC conversion process.
4) Wait $100 \mu$ sor the conversion process to finalize.
5) Read back register 6. The ADC value is located in bits 22:16.
6) Reset bits ADCM $=0$ and ADCS $=0$.

The voltage on the TUNE pin can be calculated as:

$$
V=0.315+A D C \times 0.0165
$$

## VCO Autoselect (VAS) State Machine

An internal VCO autoselect state machine is initiated when register 0 is programmed to automatically select the correct VCO if bit VAS_SHDN = 0 (register 3, bit 25). If VAS_SHDN $=1$, then the VCO can be manually selected by bits VCO (register 3, bits 31:26).
The state machine clock, $\mathrm{f}_{\mathrm{BS}}$, must be set to 50 kHz . This is set by the BS bits (register 4, bits 25:24, 19:12). The formula for setting $B S$ is:

$$
\mathrm{BS}=\mathrm{fPFD} / 50 \mathrm{kHz}
$$

where $f_{P F D}$ is the phase-detector frequency. The BS value should be rounded to the nearest integer. If the calculated $B S$ is higher than 1023, then set $B S=1023$. If fPFD is lower than 50 kHz , then set $\mathrm{BS}=1$. The time needed to select the correct VCO is $10 / f_{\mathrm{BS}}$.
The VAS_TEMP bit (register 3, bit 24) can be used to select the best VCO for the given ambient temperature to ensure that the VCO will not drift out of lock if the tem-

### 23.5MHz to 6000 MHz Fractional/ Integer-N Synthesizer/VCO

perature changes within $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Bits RFA_EN (register 4, bit 5) and RFB_EN (register 4, bit 8) must be 0 , and bits 30:29 of register 5 must be set to 11 during VCO acquisition. Setting VAS_TEMP $=1$ will increase the time needed to achieve lock from $10 / \mathrm{f}_{\mathrm{BS}}$ to approximately 100 ms .

## Phase Adjustment

After achieving lock, the phase of the RF output can be changed in increments of $P$ (register 1, bits 26:15) /M (register 1, bits $14: 3$ ) $\times 360^{\circ}$.
For proper phase adjustment, the following register guidelines must be used:

- INT (register 0, bit 31) $=0$
- N (register 0 , bits $30: 15) \leq 19$ and $\geq 4091$
- FBMUX (register 4, bit 23) $=0$
- BDIV (register 4, bit 9) $=0$
- DIVA (register 4, bits 22:20) $\leq 100$ (less than or equal to divide-by-16, which limits the minimum output frequency to 187.5 MHz )
- SDN (register 2, bits 30:29) $=00$
- F01 (register 5, bit 24) $=0$
- DBR (register 2, bit 25) $=0$
- RDIV2 (register 2, bit 24)= 0
- It is recommended to set $R$ (register 2, bits 23:14) = 1. For other $R$ divider values, please contact Maxim Technical Support.
When aligning the phase of multiple devices, connect their MUX and REF_IN pins together and do the following:

1) Force the voltage on the MUX pin to $V_{I L}$.
2) Set MUX register bits $=0111$.
3) Program the MAX2871s for the desired frequency and allow them to lock.
4) Force the voltage on the MUX pins to $\mathrm{V}_{\mathrm{IH}}$. This resets the MAX2871s so they are synchronous. The MUX sync pulse rising edge cannot occur inside setup/hold time window around the reference signal rising edge:
$\mathrm{t}_{\text {SETUP }}=(4 / \mathrm{N}) \times \mathrm{t}_{\text {PFD }}+2.6 \mathrm{~ns}$
$\mathrm{t}_{\text {HOLD }}=(4 / \mathrm{N}) \times \mathrm{t}_{\text {PFD }}$
where N is the MAX2871's N counter ratio (register 0 , bits $30: 15$ ) and tPFD $=1 / \mathrm{fPFD}$
5) Optional: To use the MUX pin for other functions (i.e. register readback) in conjunction with phase synchronization, follow the steps below:

- Force the voltage on the MUX pins back to $\mathrm{V}_{\text {IL }}$
- Set MUX register = 0000 ( $\mathrm{Hi}-\mathrm{Z}$ mode)
- Remove the forced voltage from the MUX pin
- The MUX pin is now ready for other functions

6) Set $P$ (register 1, bits 26:15) for the desired amount of phase shift for each part.
7) Set CDM (register 3, bits 16:15) $=10$.
8) Reset CDM $=00$.

## Low-Spur Mode

The device offers three modes for the sigma-delta modulator. Low-noise mode offers lower in-band noise at the expense of spurs. The spurs can be reduced by setting SDN = 10 (register 2, bits 30:29) or SDN = 11 for different modes of dithering. The user can determine which mode works best for their application.

## Temperature Sensor

The device is equipped with an on-chip temperature sensor and 7-bit ADC.
To read the digitized output of the temperature sensor:

1) Set bits CDIV (register 3 , bits $14: 3$ ) $=\mathrm{f}_{\text {PFD }} / 100 \mathrm{kHz}$ to set the clock speed for the ADC.
2) Set bits ADCM (register 5, bits 5:3) = 001 to enable the ADC to read the temperature.
3) Set bit ADCS (register 5, bit 6) $=1$ to start the ADC conversion process.
4) Wait $100 \mu$ s for the conversion process to finalize.
5) Read back register 6. The ADC value is located in bits 22:16.
6) Reset bits ADCM=0 and ADCS=0.

The approximate ambient temperature can be converted as:

$$
\mathrm{t}=95-1.14 \times \mathrm{ADC}
$$

This formula is most accurate when the VCO is enabled and RFOUTA is enabled at full output power. The temperature can vary based on output power and if one or both outputs are enabled.

### 23.5MHz to 6000 MHz Fractional/ <br> Integer-N Synthesizer/VCO

## Register and Bit Descriptions

The operating mode of the device is controlled by six onchip registers.
Defaults are not guaranteed upon power-up and are provided for reference only. All reserved bits should only be
written with default values. In low-power mode, the register values are retained. Upon power-up, the registers should be programmed twice with at least a 20 ms pause between writes. The first write ensures that the device is enabled, and the second write starts the VCO selection process.

Table 3. Register 0 (Address: 000, Default: 007D0000 ${ }_{\text {HEX }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :--- |
| 31 | INT | Int-N or Frac-N <br> Mode Control | $0=$ Enables the fractional-N mode <br> $1=$ Enables the integer-N mode <br> The LDF bit must also be set to the appropriate mode. |
| $30: 15$ | N[15:0] | Integer Division <br> Value | Sets integer part (N-divider) of the feedback divider factor. All integer <br> values from 16 to 65,535 are allowed for integer mode. Integer values <br> from 0 to 15 are not allowed. Integer values from 19 to 4091 are allowed <br> for fractional mode. |
| $14: 3$ | FRAC[11:0] | Fractional <br> Division Value | Sets fractional value: <br> $000000000000=0$ (see FOI bit description) <br> $000000000001=1$ <br> $----111111110=4094$ <br> $1111111111=4095$ |
| $2: 0$ | ADDR[2:0] | Address Bits | Control Register address bits |

### 23.5 MHz to 6000 MHz Fractional/ Integer-N Synthesizer/VCO

Table 4. Register 1 (Address: 001, Default: 2000FFF9 ${ }_{\text {HEX }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 31 | Reserved | Reserved | Reserved. Program to 0. |
| 30:29 | CPL[1:0] | CP Linearity | Sets CP linearity mode. <br> $00=$ Disables the CP linearity mode (integer-N mode) <br> 01 = CP linearity $10 \%$ mode (frac-N mode) <br> 10 = CP linearity $20 \%$ mode (frac-N mode) <br> 11 = CP linearity $30 \%$ mode (frac-N mode) |
| 28:27 | CPT[1:0] | Charge Pump Test | Sets charge-pump test modes. <br> $00=$ Normal mode <br> 01 = Long Reset mode <br> $10=$ Force CP into source mode <br> 11 = Force CP into sink mode |
| 26:15 | P [11:0] | Phase Value | Sets phase value. See the Phase Adjustment section. $000000000000=0$ <br> $000000000001=1$ (recommended) <br> ----- $111111111111=4095$ |
| 14:3 | M[11:0] | Modulus Value <br> (M) | Fractional modulus value used to program $f_{V c o}$. See the Int, Frac, Mod and $R$ Counter Relationship section. Double buffered by register 0 . $\begin{aligned} & 000000000000=\text { Not Valid } \\ & 000000000001=\text { Not Valid } \\ & 000000000010=2 \end{aligned}$ <br> ----- $111111111111=4095$ |
| 2:0 | ADDR[2:0] | Address Bits | Control Register address bits |

### 23.5 MHz to 6000 MHz Fractional/ <br> Integer-N Synthesizer/VCO

Table 5. Register 2 (Address: 010, Default: 00004042 ${ }_{\text {нех }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 31 | LDS | Lock-Detect Speed | Lock-detect speed adjustment. $\begin{aligned} & 0=f_{\text {PFD }} \leq 32 \mathrm{MHz} \\ & 1=f_{\text {PFD }}>32 \mathrm{MHz} \end{aligned}$ |
| 30:29 | SDN[1:0] | Frac-N Sigma Delta Noise Mode | Sets noise mode (see the Low-Spur Mode section.) <br> 00 = Low-noise mode <br> 01 = Reserved <br> 10 Low-spur mode 1 <br> 11 = Low-spur mode 2 |
| 28:26 | MUX[2:0] | MUX <br> Configuration | Sets MUX pin configuration (MSB bit located register 05). $0000=$ Three-state output <br> 0001 = D_VDD <br> $0010=$ D_GND <br> 0011 = R-divider output <br> $0100=\mathrm{N}$-divider output/2 <br> 0101 = Analog lock detect <br> 0110 = Digital lock detect <br> 0111 = Sync Input <br> 1000: 1011 = Reserved <br> 1100 = Read SPI registers 06 <br> 1101: 1111= Reserved |
| 25 | DBR | Reference Doubler Mode | Sets reference doubler mode. <br> 0 = Disable reference doubler <br> 1 = Enable reference doubler |
| 24 | RDIV2 | Reference Div2 Mode | Sets reference divide-by-2 mode. <br> 0 = Disable reference divide-by-2 <br> 1 = Enable reference divide-by-2 |
| 23:14 | R [9:0] | Reference Divider Mode | Sets reference divide value (R). Double buffered by register 0 . $0000000000=0$ (unused) $0000000001=1$ <br> ----- $1111111111=1023$ |

Table 5. Register 2 (Address: 010, Default: 00004042 ${ }_{\text {HEX }}$ (continued)

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 13 | REG4DB | Double Buffer | Sets double buffer mode. <br> 0 = Disabled <br> 1 = Enabled |
| 12:9 | CP[3:0] | Charge-Pump Current | Sets charge-pump current in $\mathrm{mA}\left(\mathrm{R}_{\mathrm{SET}}=5.1 \mathrm{k} \Omega\right)$. Double buffered by register 0 . $\mathrm{ICP}=1.63 / \mathrm{RSET} \times(1+\mathrm{CP}[3: 0])$ |
| 8 | LDF | Lock-Detect Function | Sets lock-detect function. <br> $0=$ Frac-N lock detect <br> $1=$ Int-N lock detect |
| 7 | LDP | Lock-Detect Precision | Sets lock-detect precision. $\begin{aligned} & 0=10 \mathrm{~ns} \\ & 1=6 \mathrm{~ns} \end{aligned}$ |
| 6 | PDP | Phase Detector Polarity | Sets phase detector polarity. <br> $0=$ Negative <br> 1 = Positive (default) |
| 5 | SHDN | Shutdown Mode | Sets power-down mode. <br> 0 = Normal mode <br> 1 = Device shutdown |
| 4 | TRI | Charge Pump Output HighImpedance Mode | Sets charge-pump output high-impedance mode. <br> 0 = Disabled <br> 1 = Enabled |
| 3 | RST | Counter Reset | Sets counter reset mode. <br> $0=$ Normal operation <br> $1=R$ and $N$ counters reset |
| 2:0 | ADDR[2:0] | Address Bits | Control Register address bits |

Table 6. Register 3 (Address: 011, Default: $\mathbf{0 0 0 0 0 0 0 B ~}_{\text {HEX }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 31:26 | VCO[5:0] | VCO | Manual selection of VCO and VCO sub-band when VAS is disabled. $000000=\text { VCOO }$ $111111 \text { = VCO63 }$ |
| 25 | VAS_SHDN | VAS_SHDN | Sets VAS shutdown mode. <br> $0=$ VAS enabled <br> 1 = VAS disabled |
| 24 | VAS_TEMP | VAS_TEMP | Sets VAS response to temperature drift. <br> $0=$ VAS temperature compensation disabled <br> 1 = VAS temperature compensation enabled |
| 23:19 | Reserved | Reserved | Reserved. |
| 18 | CSM | Cycle Slip Mode | Cycle Slip Mode 0 = Disable Cycle Slip Reduction <br> 1 = Enable Cycle Slip Reduction |
| 17 | MUTEDEL | Mute Delay Mode | Mute Delay <br> $0=$ Do not delay LD to MTLD function to prevent flickering <br> $1=$ Delay LD to MTLD function to prevent flickering |
| 16:15 | CDM[1:0] | Clock Divider Mode | Sets clock divider mode. <br> $00=$ Mute until Lock Delay <br> 01 = Fast-lock enabled <br> $10=$ Phase Adjustment mode <br> 11 = Reserved |
| 14:3 | CDIV[11:0] | Clock Divider Value | Sets 12-bit clock divider value. $000000000000=$ Unused $000000000001=1$ $000000000010=2$ $\qquad$ <br> $111111111111=4095$ |
| 2:0 | ADDR[2:0] | Address Bits | Control Register address bits |

Table 7. Register 4 (Address: 100, Default: 6180 B23C $_{\text {HEx }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 31:29 | Reserved | Reserved | Reserved. Program to 011. |
| 28 | SDLDO | Shutdown VCO LDO | Sets Shutdown VCO LDO mode. <br> 0 = Enables LDO <br> 1 = Disables LDO |
| 27 | SDDIV | Shutdown VCO Divider | Sets Shutdown VCO Divider mode. <br> 0 = Enables VCO Divider <br> 1 = Disables VCO Divider |
| 26 | SDREF | Shutdown Reference Input | Sets Shutdown Reference input mode. <br> 0 = Enables Reference Input <br> 1 = Disables Reference Input |
| 25:24 | BS[9:8] | Band-Select MSBs | Sets Band-Select clock divider MSBs. See bits[19:12]. |
| 23 | FB | VCO Feedback Mode | Sets VCO to N counter feedback mode. <br> $0=$ Divided <br> 1 = Fundamental |
| 22:20 | DIVA[2:0] | RFOUT_Output Divider Mode | Sets RFOUT_ output divider mode. Double buffered by register 0 when REG4DB $=1$. <br> $000=$ Divide by 1 , if $3000 \mathrm{MHz} \leq f_{\text {RFOUTA }} \leq 6000 \mathrm{MHz}$ <br> $001=$ Divide by 2 , if $1500 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<3000 \mathrm{MHz}$ <br> $010=$ Divide by 4 , if $750 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<1500 \mathrm{MHz}$ <br> $011=$ Divide by 8 , if $375 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<750 \mathrm{MHz}$ <br> $100=$ Divide by 16 , if $187.5 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<375 \mathrm{MHz}$ <br> $101=$ Divide by 32 , if $93.75 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<187.5 \mathrm{MHz}$ <br> $110=$ Divide by 64 , if $46.875 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<93.75 \mathrm{MHz}$ <br> $111=$ Divide by 128 , if $23.5 \mathrm{MHz} \leq \mathrm{f}_{\text {RFOUTA }}<46.875 \mathrm{MHz}$ |
| 19:12 | BS[7:0] | Band Select | Sets band select clock divider value. MSB are located in bits [25:24]. <br> $0000000000=$ Reserved <br> $0000000001=1$ <br> $0000000010=2$ <br> ---- $1111111111=1023$ |
| 11 | SDVCO | VCO Shutdown | Sets VCO Shutdown mode. <br> 0 = Enables VCO <br> 1 = Disables VCO |
| 10 | MTLD | RFOUT Mute until Lock Detect | Sets RFOUT Mute until Lock Detect Mode 0 = Disables RFOUT Mute until Lock Detect Mode 1 = Enables RFOUT Mute until Lock Detect Mode |
| 9 | BDIV | RFOUTB Output Path Select | Sets RFOUTB output path select. <br> $0=$ VCO divided output <br> 1 = VCO fundamental frequency |
| 8 | RFB_EN | RFOUTB Output Mode | Sets RFOUTB output mode. <br> $0=$ Disabled <br> 1 = Enabled |
| 7:6 | BPWR[1:0] | RFOUTB Output Power | Sets RFOUTB single-ended output power. See the RFOUTA $\pm$ and RFOUTB $\pm$ section. $\begin{aligned} & 00=-4 \mathrm{dBm} \\ & 01=-1 \mathrm{dBm} \\ & 10=+2 \mathrm{dBm} \\ & 11=+5 \mathrm{dBm} \end{aligned}$ |

Table 7. Register 4 (Address: 100, Default: 6180B23C HEX (continued)

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :--- |
| 5 | RFA_EN | RFOUTA Output <br> Mode | Sets RFOUTA output mode. <br> $0=$ Disabled <br> $1=$ Enabled |
| $4: 3$ | APWR[1:0] | RFOUTA Output <br> Power | Sets RFOUTA single-ended output power. See the RFOUTA $\pm$ and <br> RFOUTB $\pm$ section. <br> $00=-4 d B m$ <br> $01=-1 d B m$ <br> $10=+2 \mathrm{dBm}$ <br> $11=+5 \mathrm{dBm}$ |
| $2: 0$ | C[2:0] | Register Address | Control Register address bits |

Table 8. Register 5 (Address: 101, Default: $00400005_{\text {HEX }}$ )

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :---: |
| 31 | Reserved | Reserved | Reserved. Program to 0. |
| 30:29 | VAS_DLY | VAS_DLY | VCO Autoselect Delay. <br> Program to 11 when VAS_TEMP=1 <br> Program to 00 when VAS_TEMP $=0$ |
| 28:26 | Reserved | Reserved | Reserved. Program to 000. |
| 25 | SDPLL | Shutdown PLL | Sets Shutdown PLL mode. <br> 0 = Enables PLL <br> 1 = Disables PLL |
| 24 | F01 | F01 | Sets integer mode for $F=0$. <br> $0=$ If $\mathrm{F}[11: 0]=0$, then fractional- N mode is set <br> $1=$ If $\mathrm{F}[11: 0]=0$, then integer- N mode is auto set |
| 23:22 | LD[1:0] | Lock-Detect Pin Function | Sets lock-detect pin function. $00 \text { = Low }$ <br> 01 = Digital lock detect <br> 10 = Analog lock detect <br> 11 = High |
| 21:19 | Reserved | Reserved | Reserved. Program to 000. |
| 18 | MUX[3] | MUX MSB | Sets mode at MUX pin (see register 2 [28:26]) |
| 17:7 | Reserved | Reserved | Reserved. Program to 00000000000. |
| 6 | ADCS | ADC Start | Sets ADC Start mode. <br> 0 = ADC normal operation <br> 1 = Start ADC conversion process |
| 5:3 | ADCM[2:0] | ADC Mode | Sets ADC mode. <br> 000 = Disabled <br> 001 = Temperature sensor <br> $010=$ Reserved <br> 011 = Reserved <br> 100 = Tune pin <br> 101 = Reserved <br> $110=$ Reserved <br> 111 = Reserved |
| 2:0 | ADDR[2:0] | Register Address | Control Register address bits |

### 23.5MHz to 6000 MHz Fractional/ <br> Integer-N Synthesizer/VCO

Table 9. Register 6 (Read-Only Register)

| BIT LOCATION | BIT ID | NAME | DEFINITION |
| :---: | :---: | :---: | :--- |
| $31: 28$ | DIE[3:0] | Die ID | Die ID. <br> $0110=$ MAX2870 <br> $0111=$ MAX2871 |
| $27: 24$ | Reserved | Reserved | Reserved. |
| 23 | POR | Power On Reset | Power-On-Reset <br> $0=$ Power has not been cycled since last read <br> $1=$ Power has not been cycled since last read. All registers have been <br> reset to default values. |
| $22: 16$ | ADC[6:0] | ADC Code | ADC Code. |
| 15 | ADCV | ADC Valid | Determines ADC code validity. <br> $0=$ Invalid ADC code <br> $1=$ Valid ADC code |
| $14: 10$ | Reserved | Reserved | Reserved. |
| 9 | VASA | VAS Active | Determines if VAS is Active. <br> $0=$ VCO Autoselect complete <br> $1=$ VCO Autoselect searching for correct VCO |
| $8: 3$ | V[5:0] | Current VCO | Current VCO. |
| $2: 0$ | ADDR[2:0] | Register Address | Control Register address bits. |

## Typical Application Circuit



### 23.5MHz to 6000 MHz Fractional/ <br> Integer-N Synthesizer/VCO

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX2871ETJ+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFN-EP* |

+Denotes lead( Pb )-free/RoHS-compliant package. *EP = Exposed pad.

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 32 TQFN-EP | T3255+5 | $\underline{21-0140}$ | $\underline{90-0013}$ |

### 23.5MHz to 6000 MHz Fractional/ <br> Integer-N Synthesizer/VCO

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PAGES <br> CHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $9 / 14$ | Initial release | - |
| 1 | $4 / 15$ | Updated Phase Adjustment section and other minor updates to data sheet | $1,13,17,19,24$ |
| 2 | $5 / 16$ | Updated Phase Adjustment section, Register 6 readout timing, other <br> general updates | $3,5,11-13,15,18$, <br> $19,21,22,24$, |

