

# Fractional-*N* Frequency Synthesis: Overview and Practical Aspects with FIR-Embedded Design

Woogeun Rhee\*, Ni Xu\*, Bo Zhou\*\*, and Zhihua Wang\*

**Abstract**—This paper gives an overview of fractional-*N* phase-locked loops (PLLs) with practical design perspectives focusing on a  $\Delta\Sigma$  modulation technique and a finite-impulse response (FIR) filtering method. Spur generation and nonlinearity issues in the  $\Delta\Sigma$  fractional-*N* PLLs are discussed with simulation and hardware results. High-order  $\Delta\Sigma$  modulation with FIR-embedded filtering is considered for low noise frequency generation. Also, various architectures of finite-modulo fractional-*N* PLLs are reviewed for alternative low cost design, and the FIR filtering technique is shown to be useful for spur reduction in the finite-modulo fractional-*N* PLL design.

**Index Terms**—CMOS integrated circuits, PLL, frequency synthesizer, fractional-*N*, delta-sigma modulator

## I. INTRODUCTION

The phase-locked loop (PLL) based frequency synthesizers play a critical role in multi-standard transceiver systems. The integer-*N* PLL has difficulty in meeting design trade-offs when the frequency division ratio needs to be very high. Fig. 1 shows the block diagram which generates 2 GHz output from a fixed crystal frequency of 19.68 MHz. If 200 kHz is set for a channel raster like WCDMA systems, the phase detector




Fig. 1. Frequency synthesis example with integer-*N* PLL.

frequency needs to be set to 40 kHz and the frequency division ratio is as high as 50,000 to meet the frequency resolution of 200 kHz. In that case, the in-band noise contributions of the phase detector and the reference source are amplified by 114 dB at the VCO output. Moreover, with the phase detector frequency of 40 kHz, the PLL bandwidth can be only a few kHz for stability, resulting in poor voltage-controlled oscillator (VCO) noise suppression and slow settling time.

Having the phase detector frequency higher than the resolution frequency, the fractional-*N* PLL offers several advantages over the integer-*N* PLL. The unique problem of the fractional-*N* PLL is unwanted spur generation which is caused by the periodic operation of the dual-modulus divider. The fractional-*N* frequency synthesis is not useful in practical applications unless the fractional spurs are suppressed. Hence, additional circuitry must be added to suppress those fractional spurs.

In this paper, practical design aspects for high-performance fractional-*N* PLLs are discussed. The paper is organized as follows. In Section II, the overview of the fractional-*N* frequency synthesis technique is given. Section III gives the detailed design aspects of the  $\Delta\Sigma$

Manuscript received Sep. 5, 2012; accepted Dec. 6, 2012.  
 \* Institute of Microelectronics, Tsinghua University, Beijing 100084, China  
 \*\* Institute of Microelectronics, Tsinghua University, Beijing, China and now with Beijing Institute of Technology, Beijing, China  
 E-mail : wrhee@tsinghua.edu.cn

fractional- $N$  PLL and quantization noise reduction methods are presented in Section IV. Section V addresses the advantages of the finite-modulo fractional- $N$  PLLs for alternative low cost design, followed by conclusion in Section VI.

## II. OVERVIEW OF FRACTIONAL- $N$ PLL

The fractional- $N$  PLL achieves finer resolution frequency than the phase detector frequency. The fractional- $N$  method originally comes from the *Digiphase* technique in which the phase is digitally controlled to interpolate the frequency [1, 2]. Fig. 2 shows a block diagram of the traditional fractional- $N$  PLL in which the fractional division ratio of 1/4 is shown as an example in Fig. 2(b). Fractional division ratio is obtained by periodically modulating the control input of the dual-modulus divider. With such a periodic modulation, an unwanted spur is generated. Therefore, various spur reduction methods are proposed in the literature.

### 1. DAC Cancellation Method

The phase cancellation method using a digital-to-analog converter (DAC) is a traditional spur reduction method. Fig. 3 shows the basic architecture and its operation [1, 2]. Since the phase error is compensated in the voltage domain, this method suffers from analog imperfections. The mismatch results mainly from the limited DAC resolution and the limited accuracy of the DAC. This approach is more effective when a sample-and-hold (S/H) phase detector is used instead of the phase/frequency detector (P/FD) since the DAC needs to match only the dc voltage during one reference clock period.




Fig. 2. Traditional fractional- $N$  PLL: (a) basic block diagram, (b) fractional division ratio example for  $N + 1/4$ .





Fig. 3. DAC cancellation method [1, 2] (a) basic block diagram, (b) fractional division ratio example for  $N + 1/4$ .

### 2. Phase Interpolation Method

The fact that an  $N$ -stage ring oscillator generates  $N$  different phases is applied to implement a fractional divider as depicted in Fig. 4 [3]. Since the number of inverters in the ring oscillator is limited, a phase interpolator is used to generate finer phases out of the available phases from the multi-phase ring VCO. By choosing the correct phase among the interpolated phases, a fractional division is achieved. Since the phase edges used for the fractional division ratio are selected periodically, any inaccuracy in the timing interval of the interpolated phase edges generates fixed tones.

### 3. Random Jittering Method

The conventional fractional- $N$  synthesizers suffer from poor fractional spur performance when the analog matching is not well controlled. In addition, design complexity depends on the VCO output frequency. The instantaneous phase error which needs to be cancelled at the phase detector output is the fraction of the VCO output period, which can be as low as  $10^{-3}$  rad. A random jittering approach solves the spur problem in the digital domain by digitally randomizing the digital sequence of




Fig. 4. Phase interpolation method [3] (a) block diagram, (b) timing diagram.




Fig. 5. Random jittering method [4].

the dual-modulus divider control bits. Fig. 5 shows a block diagram of a fractional- $N$  divider with random jittering [4]. At each output of the divider, the random or pseudorandom number generator produces a new random word  $P_n$  which is compared with the frequency word  $K$ . The frequency word  $K$  controls the dual-modulus divider so that the average value can track the desired fractional division ratio. This method suffers from frequency jitter because the white noise injected in the frequency domain results in  $1/f^2$  noise in the phase domain.

### III. FREQUENCY SYNTHESIS WITH $\Delta\Sigma$ MODULATION

#### 1. Basic Operation

A  $\Delta\Sigma$  fractional- $N$  frequency synthesizer enables direct digital frequency modulation for low cost transmitter design, thus becoming a key building block in modern transceiver systems [5-7]. Basic operation is to use an oversampling  $\Delta\Sigma$  modulator to interpolate fractional frequency with a coarse integer divider as shown in Fig. 6 [8, 9]. While the traditional finite-modulo fractional- $N$  PLLs see more difficulties in spur reduction with higher VCO frequency, the resolution of the  $\Delta\Sigma$  fractional- $N$  PLLs does not depend on the VCO frequency. By simply increasing the number of modulation bits, a very fine frequency resolution, e.g. 1 Hz, can be obtained. This method is similar to the random jittering method, but it does not generate a frequency jitter because of the noise-shaping property of the  $\Delta\Sigma$  modulator. Frequency-domain comparison of the random jittering and  $\Delta\Sigma$  modulation methods is given in Fig. 7. Since the second-




Fig. 6.  $\Delta\Sigma$  fractional- $N$  PLL [8, 9].




Fig. 7. Noise shaping comparison: random jittering vs.  $\Delta\Sigma$  modulation.

or higher-order  $\Delta\Sigma$  modulators, in theory, do not generate fixed tones for dc inputs, they effectively shape the phase noise without causing any spur. The operation of the  $\Delta\Sigma$  fractional- $N$  PLL is based on following key properties:

- Frequency interpolation by oversampling;
- Randomization with high-order modulation;
- Noise shaping with low frequency noise suppression;
- Digital input modulation with very fine resolution.

By interpreting well-known theoretical results of the oversampling ADC, we can derive the upper bound of the loop bandwidth  $f_c$  in terms of the in-band phase noise  $A_n$ , the integrated phase error  $\theta_{rms}$ , the phase detector frequency  $f_{PD}$ , and the order of the  $\Delta\Sigma$  modulator  $L$ , which is given by [10-12]

$$f_c < \left[ A_n \cdot \frac{L + 0.5}{(2\pi)^{2L}} \right]^{\frac{1}{2L-2}} \cdot f_{PD}^{\frac{2L-1}{2L-2}},$$

$$\text{or } f_c < \left[ \left( \frac{\theta_{rms}}{\sqrt{2}} \right)^2 \cdot \frac{L + 0.5}{(2\pi)^{2L}} \right]^{\frac{1}{2L-1}} \cdot f_{PD}$$

The conceptual diagram showing the dynamic range in the  $\Delta\Sigma$  fractional- $N$  PLL is shown in Fig. 8. For example, when the phase detector frequency is 8 MHz, the upper bound of the bandwidth with the third-order  $\Delta\Sigma$  modulator to meet less than  $1^\circ_{rms}$  phase error is 195 kHz. In practice, the required loop bandwidth is narrower than that by the above equation since the quantization noise of the third-order modulator is tapered off after the fourth pole of the PLL.

For fractional- $N$  frequency synthesis, two types of  $\Delta\Sigma$  modulators have been used. One is a single-loop delta-sigma modulator (SLDSM), and the other is a cascaded modulator called the MASH modulator. The SLDSM has




Fig. 8. Dynamic range consideration in  $\Delta\Sigma$  fractional division.




Fig. 9. Modulator output and corresponding phase error (a) SLDSM, (b) MASH.

a choice of a single-bit or a multi-bit output depending on the quantizer while the MASH architecture outputs only multi bits. The high-order SLDSM with a single-bit quantizer is less sensitive to nonlinearity. The drawback of this architecture is the limited dynamic input range due to the nonlinear stability problem. By having a multi-level quantizer, the dynamic input range problem can be solved [10]. Compared to the MASH modulator, the multi-bit SLDSM has less high-frequency noise at the phase detector output. Fig. 9(a) and Fig. 9(b) show the output spread patterns and the corresponding phase errors of the fourth-order SLDSM and the fourth-order MASH respectively.


However, the SLDSM suffers from the internal quantization error caused by bit shifting operation, which cannot be avoided to realize feed-forward coefficients in a simple way [10]. As a result, the MASH modulator generates better uncorrelated output with less idle tone than the SLDSM. Especially, the SLDSM exhibits poor randomization performance when the fractional division value is set to large rational numbers, namely,  $1/2$  and  $1/4$ . For those fractional division values, the dithering needs to be automatically disabled from the PLL design. Since the fractional spur due to the fractional division value of  $1/2$  or  $1/4$  is higher than the PLL bandwidth, those spurs can be easily suppressed by the loop filter. Having better idle tone performance and a simpler architecture with

guaranteed stability, the MASH modulator is dominantly used for most RF applications. Unless the PLL bandwidth is extremely wide, the in-band noise contribution of the  $\Delta\Sigma$  modulator is negligible even with the order of two. However, low-order modulators having less uncorrelated output bits may exhibit phase noise fluctuation over time, which will degrade the worst-case phase noise performance. In practice, it is good to have the modulator with the order of at least three in fractional- $N$  PLL design.


**2. Nonlinearity**

The all-digital multi-bit modulator has no linearity problem, but when it is combined with the PLL, the nonlinearity of the phase detector (charge pump) can be a concern. Fig. 10 shows similarity between the multi-bit oversampling ADC and the frequency synthesizer having the multi-bit modulator. It is well known that the multi-bit DAC performance limits the in-band noise performance as well as the spur performance. A similar behavior can be deduced for the multi-modulus divider with the modulator. The phase detector converts the digital quantity into an analog quantity by generating the multi-phase errors, and the phase detector nonlinearity is considered a main contributor for nonideal effects of the  $\Delta\Sigma$  fractional- $N$  PLL. Circuit-level nonideal effects on the performance of the  $\Delta\Sigma$  fractional- $N$  PLL are well described in the literature [13-15].

When the PLL bandwidth is set wide, a discrete time  $z$ -domain model describes loop behavior more accurately than a continuous-time model [16]. One of linearizing assumptions in the  $z$ -domain analysis is that phase samples occur at constant intervals. The  $\Delta\Sigma$  fractional- $N$  PLL has wide variation of the sampling time in nature, and the amount of relative variation to the reference



**Fig. 10.** Multi-bit oversampling: ADC vs. fractional- $N$  PLL.



**Fig. 11.** Measured output spectra: SLDSM vs. MASH (a) VCO output at 1.8 GHz, (b) divider output at 24 MHz.


clock period increases as the division ratio decreases. Therefore, compared to MASH modulator, less spread output bit pattern of the SLDSM alleviates the nonlinearity problem by reducing the non-uniform sampling effect, which is especially effective for high-order modulation.

Fig. 11(a) shows that the fourth-order MASH modulator exhibits better fractional spur performance since it does not have internal coefficients realized by bit shifting like the SLDSM. As a rule of thumb, the fractional spur performance of the  $L^{\text{th}}$ -order SLDSM is similar to that of the  $(L-1)^{\text{th}}$ -order MASH modulator. Clear noise shaping performances can be seen at the divider output in which the VCO phase noise is negligible. Fig. 11(b) shows that the fourth-order SLDSM can offer better in-band noise performance than the fourth-order MASH modulator when less spread output bit pattern reduces the phase detector nonlinearity.

**3. Integer-Boundary Spur**

In theory, the  $\Delta\Sigma$  fractional- $N$  PLL with high-order digital modulation can achieve spur-free output spectrum. In practice, sidebands are observed in hardware especially when the VCO frequency is near the integer multiple of the reference clock frequency, which is often referred to as an integer-boundary spur or a fractional






**Fig. 12.** Fractional spur generation by coupling in fractional- $N$  PLL.

spur. It is shown that the intermodulation between the reference clock path and the feedback clock path generates a beat tone that modulates the VCO and causes the fractional spur as illustrated in Fig. 12 [17]. Accordingly, it is important to modulate the multi-modulus divider with uncorrelated control sequence, which can be better achieved with high-order  $\Delta\Sigma$  modulation. Also, designing a good CML-to-CMOS converter design [18] and providing good supply voltage isolation between the charge pump (CP) and the VCO are important to minimize the intermodulation effect due to noise coupling. As the quantized phases formed by the multi-modulus divider are to be linearly interpolated by the phase detector, the spurious tone generation by the time-to-digital converter (TDC) in the all-digital PLL (ADPLL) has a somewhat similar mechanism as that of the  $\Delta\Sigma$  fractional- $N$  PLL [19].

To verify the fractional spur generation, closed-loop fractional- $N$  PLL simulations are done. In the simulation, the reference clock frequency of 52 MHz is used and the output frequency of the PLL is 1820.4 MHz with the effective division ratio of about 35.0077. Therefore, the integer-boundary spur at 400 kHz offset frequency from the carrier frequency is expected. To reduce the simulation time and boost the spur level, a wide loop bandwidth of about 1 MHz is designed. In the simulation, both the third-order and the fourth-order  $\Delta\Sigma$  modulators are tried for comparison.

Fig. 13 shows the simulated output spectra of the closed-loop  $\Delta\Sigma$  fractional- $N$  PLLs. The closed-loop simulation is done with an ideal  $\Delta\Sigma$  fractional- $N$  PLL and an ideal third-order  $\Delta\Sigma$  modulator which are based on the



**Fig. 13.** Behavioral simulation of  $\Delta\Sigma$  fractional- $N$  PLL with third-order MASH modulator ( $F_{out}=1820.4$  MHz,  $F_{ref}=52$  MHz).

Verilog-A model. The carrier frequency is clearly locked at 1820.4 MHz and no fractional spur at 400 kHz offset frequency is observed.


To see the nonlinearity effect of the PLL, the ideal CP and the ideal VCO are replaced with the transistor-level single-ended CP and VCO circuits and the bond-wire inductance of 1 nH is included for each supply voltage. As shown in Fig. 14(a), the fractional spur level of  $-35$  dBc and  $-47$  dBc are observed at 400 kHz offset frequency with the third- and fourth-order modulators respectively. It shows that the fractional spur generation is caused not by the idle tone of the  $\Delta\Sigma$  modulator but by the PLL nonlinearity. It also implies that the use of the high order modulator is good to reduce the spur level.

Finally, to add the coupling effect between the supply voltages of the CP and the VCO, the supply voltages are shared with the bond-wire inductance of 1 nH, which also aggravates the CP nonlinearity. As shown in Fig. 14(b), the spur level is increased significantly. Interestingly, the spur performance degradation of the fourth-order modulator is more serious, resulting in only a few dB improvement. The result indicates that the high-order modulator having the wide spread output bit pattern can suffer more from the coupling and the nonlinearity.

## IV. QUANTIZATION NOISE REDUCTION


### 1. Quantization Noise

In frequency synthesizer design, it is important to



**Fig. 14.** Mixed-mode simulations (a) with transistor-level CP and VCO having separate supply voltages, (b) with shared supply voltages of CP and VCO.

identify phase noise contribution from each source. The noise contributions from various sources for a type-II, fourth order PLL with a third-order modulator are plotted in Fig. 15. Depending on open-loop gain design, the  $\Delta\Sigma$  modulator can affect in-band noise or out-of-band noise. The in-band noise may be limited by PLL nonlinearity. The out-of-band noise can be possibly determined by the residual quantization noise of the modulator rather than the VCO noise. Note that the quantization noise contribution does not depend on division ratio, because it is generated by frequency modulation having the resolution of one VCO clock period. As shown in Fig. 15, the open loop gain needs to be carefully designed to have the overall noise performance meet the system specification. High-order poles are important not only for spur suppression but also for noise performance, which is different from integer- $N$  synthesizer design.



**Fig. 15.** Phase noise contribution example of type-II fourth-order fractional- $N$  PLL with third-order  $\Delta\Sigma$  modulator.

There are several techniques proposed for quantization noise reduction. The phase error cancellation method by using a DAC [6, 20, 21] achieves significant reduction of phase noise and spurs but the performance depends on the high resolution DAC and analog matching, resulting in high design complexity.


## 2. FIR-Embedded $\Delta\Sigma$ Modulation

The semi-digital approach based on a finite-impulse response (FIR) filtering method offers moderate quantization noise reduction without using the DAC [22-27]. With wide bandwidth, out-of-band noise could be more problematic than in-band noise to meet the phase noise mask required by wireless standards. The hybrid FIR filtering method effectively reduces the out-of-band noise without affecting the PLL loop dynamics.

Fig. 16 shows a conceptual diagram of how the FIR filter can be utilized in the fractional- $N$  PLL. For simplicity, a fractional- $N$  PLL with 9-modulo fractional division is assumed. The 9-modulo fractional- $N$  PLL with the reference frequency  $f_{ref}$  exhibits a periodic phase error with the frequency of  $f_{ref}/9$ . When a 3-tap FIR filter is applied, the fixed tone with the frequency of  $f_{ref}/9$  is increased to higher frequency of  $f_{ref}/3$  as depicted in Fig.







**Fig. 19.** Quantization noise of fourth- and fifth-order modulators in type-II fourth-order  $\Delta\Sigma$  PLL with hybrid FIR filtering.



with the 3rd pole and 4th pole at 560 kHz and 1.77 MHz, respectively. Note that the fourth-order or fifth-order modulators can be used in the conventional fourth-order PLL with the hybrid FIR filtering method [23, 24]. Fig. 20 shows the measured in-band fractional spur of  $<-65$  dBc. With widened bandwidth, the in-band noise contribution as low as  $-100$  dBc/Hz is achieved [24], showing that the FIR filtering method enhances the linearity of the multi-input charge pump.

**V. FINITE-MODULO FRACTIONAL-*N* PLL**


Even though the  $\Delta\Sigma$  fractional-*N* PLL offers superior performance to the integer-*N* PLL, it is more exposed to nonlinearity and coupling issues than other PLLs. Having moderate performance between the integer-*N* PLL and the  $\Delta\Sigma$  fractional-*N* PLL, the traditional finite-modulo fractional-*N* PLL provides an alternative way of reducing the division ratio with negligible digital power and coupling.

**1. Phase Interpolated Finite-Modulo**

Fig. 21 shows a fractional-*N* PLL in which the phase interpolation is done after the dual-modulus divider with on-chip delay calibration [28]. Compared to Fig. 4, the phase compensation is done before the P/FD and the multi-phase VCO is not needed. The on-chip tuning circuit corrects the different amount of phase



**Fig. 20.** Measured spur performances with fifth-order SLDSM and 13-tap FIR [24] (a) in-band spur, (b) near-bandwidth spur.



**Fig. 21.** Phase interpolation with on-chip tuning [28].

interpolation as the output frequency varies, which is performed by the delay-locked loop (DLL). With deliberate calibration or dithering method, spur reduction performance can be further enhanced for the phase interpolation based fractional-*N* PLLs [29, 30].

In Fig. 22, a finite-modulo fractional-*N* PLL utilizing a low-bit high-order  $\Delta\Sigma$  modulator is presented [31]. Only 4-bit MASH modulator is used to achieve 16-modulo fractional-*N* division. The 4-bit fourth-order  $\Delta\Sigma$  modulator




Fig. 22. Hybrid spur compensation with 4-bit 4<sup>th</sup>-order MASH [31].

not only performs non-dithered 16-modulo fractional operation but also offers less spur generation with negligible quantization noise. Further spur reduction is achieved by charge compensation in the voltage domain and phase interpolation in the time domain, which significantly relaxes the dynamic range requirement of the charge pump compensation current. In [31], the fourth-order MASH modulator itself provides about 15 dB spur reduction, and the use of the current DAC after the charge pump provides total reduction of 27 dB.

**2. FIR-Embedded Finite Modulo**

As illustrated in Fig. 16, the FIR filtering method can be also employed for the finite-modulo fractional-N PLL [25, 32, 33]. Fig. 23 shows an example of an 8-modulo fractional-N PLL [32]. A sample-and-hold (S/H) phase detector is used since it performs complete phase error cancellation when there is no analog mismatch. The detailed timing diagram is shown in Fig. 23. With the S/H phase detector, multi-input operation can be implemented in a simpler way and the ideal S/H phase detector does not create any high-frequency voltage ripple. Since eight dual-modulus dividers are used with eight unit delay elements, it creates the zero frequency at 1/8 of the phase detector frequency.

In practice, the P/FD based PLL is dominant. Compared to the PLL with the S/H phase detector, the PLL with the P/FD cannot perform perfect phase cancellation at the P/FD output. To compensate for the limited FIR filtering performance, the phase interpolation method to reduce the maximum phase error at the P/FD





Fig. 23. 8-modulo FIR-embedded fractional-N PLL with S/H phase detector [32] (a) block diagram, (b) timing diagram.






Fig. 24. 8-modulo fractional-N PLL with 8-tap FIR filtering [33].

output can be combined. The 8-modulo fractional-N PLL shown in Fig. 24 combines the phase interpolation method with the 8-tap FIR filtering method [33]. By utilizing differential outputs from the VCO, a 2/2.5 dual-

modulus divider is designed. With the sub-integer dual-modulus divider and a 2-bit accumulator, the 8-modulo fractional operation is obtained. To suppress the fractional spur at 3 MHz, an 8-tap FIR filtering method is employed. Since the 8-tap FIR filter has a notch transfer function at the one eighth of the reference clock frequency, the notch frequency is located at 3 MHz with the reference clock frequency of 24 MHz. Fig. 25 shows the measured output spectra of the 51 MHz fractional- $N$  PLL [33]. The 8-modulo fractional- $N$  PLL with the reference clock frequency of 24 MHz exhibits a fractional spur at 6 MHz offset frequency and not at 3 MHz offset frequency, showing that the fractional spur is caused by the 4-modulo periodic operation of the 2/2.5 dual-modulus divider and that the mismatch in the sub-integer 2/2.5 dual-modulus divider is not significant. When the hybrid FIR filter is enabled, the fractional spur is reduced to  $-55$  dBc from  $-38$  dBc as shown in Fig. 25.



(a)



(b)

**Fig. 25.** Measured output spectra of 8-modulo fractional- $N$  PLL (a) without hybrid FIR, (b) with hybrid FIR [33].

## VI. CONCLUSIONS

An overview of the fractional- $N$  PLL is presented with emphasis on the  $\Delta\Sigma$  modulation method. The FIR-embedded  $\Delta\Sigma$  modulation effectively reduces the out-of-band quantization noise and enhances the charge pump linearity. In this paper, high-order  $\Delta\Sigma$  modulation with FIR-embedded filtering is considered for low noise frequency generation, and simulation and hardware results are presented. In addition, finite-modulo fractional- $N$  PLLs are reviewed for alternative low cost design. It is shown that the FIR filtering method can be also useful for spur reduction in the finite-modulo fractional- $N$  PLL design.

## REFERENCES

- [1] G. C. Gillette, "The digiphase synthesizer," in *Proceedings of 23rd Annual Frequency Control Symp.*, Apr. 1969, pp. 25-29.
- [2] J. Gibbs and R. Temple, "Frequency domain yields its data to phase-locked synthesizer," *Electronics*, pp. 107-113, Apr. 1978.
- [3] W. Rhee, "Design of low jitter 1-GHz phase-locked loops for digital clock generation," in *Proc. IEEE ISCAS*, May 1999, pp. 520-523.
- [4] V. Reinhardt, "Spur reduction techniques in direct digital synthesizers," in *Proc. of 47th Frequency Control Symp.*, Oct. 1993, pp. 230-241.
- [5] M. Perrott, T. Tewksbury, and C. Sodini, "A 27-mW CMOS fractional- $N$  synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," *IEEE J. of Solid-State Circuits*, vol. 32, pp. 2048-2060, Dec. 1997.
- [6] S. Pamarti, L. Jansson, and I. Galton, "A wide-band 2.4GHz delta-sigma fractional- $N$  PLL with 1-Mb/s in-loop modulation," *IEEE J. Solid-State Circuits*, vol. 39, pp. 49-62, Jan. 2004.
- [7] R. Staszewski, *et al.*, "All-digital PLL and transmitter for mobile phones," *IEEE J. of Solid-State Circuits*, vol. 40, pp. 2469-2482, Dec. 2005.
- [8] T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-sigma modulation in fractional- $N$  frequency synthesis," *IEEE J. of Solid-State Circuits*, vol. 28, pp. 553-559, May 1993.
- [9] B. Miller and R. Conley, "A multiple modulator


- fractional divider," *IEEE Trans. on Instrumentation and Measurement*, vol. 40, pp. 578-583, June 1991.
- [10] W. Rhee, B. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order  $\Delta$ - $\Sigma$  modulator," *IEEE J. Solid-State Circuits*, vol. 35, pp. 1453-1460, Oct. 2000.
- [11] W. Rhee, "Practical design aspects in fractional-N frequency synthesis," *Analog Circuit Design*, Edited by A. van Roermund, M. Steyaert, and J. Huijsing, Springer Publishers, pp. 3-26, 2003.
- [12] B. De Muer and M. Steyaert, "On the analysis of  $\Delta\Sigma$  fractional-N frequency synthesizers for high-spectral purity," *IEEE Trans. on Circuits and Systems II*, vol. 50, pp. 784-793, Nov. 2003.
- [13] H. Hedayati, B. Bakkaloglu, and W. Khalil, "Closed-loop nonlinear modeling of wideband  $\Sigma\Delta$  fractional-N frequency synthesizers," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 10, pp. 3654-3663, Oct. 2006.
- [14] P.-E. Su and S. Pamarti, "Fractional-N phase-locked-loop-based frequency synthesis: A tutorial," *IEEE Trans. On Circuits and Systems II*, vol. 56, no. 12, pp. 881-885, Dec. 2009.
- [15] M. H. Perrott *et al.*, "A low area, switched-resistor based fractional-N synthesizer applied to a MEMS-based programmable oscillator," *IEEE J. Solid-State Circuits*, vol. 45, pp. 2566-2581, Dec. 2010.
- [16] J. P. Hein and J. W. Scott, "z-domain model for discrete-time PLL's," *IEEE Trans. Circuits Syst.*, vol. 35, pp. 1393-1400, Nov. 1988.
- [17] P. V. Brennan, P. M. Radmore, and D. Jiang, "Intermodulation-borne fractional-N frequency synthesizer spurious components," *IEE Circuits and Systems*, vol. 151, pp. 536-542, Dec. 2004.
- [18] W. Rhee, K. Jenkins, J. Liobe, and H. Ainspan, "Experimental analysis of substrate noise effect on PLL performance," *IEEE Trans. on Circuits and Systems II*, vol. 55, pp. 638-642, July 2008.
- [19] K. Wahee, R. B. Staszewski, F. Dulger, M. S. Ullah, S. D. Vamvakos, "Spurious-free time-to-digital conversion in an ADPLL using short dithering sequences," *IEEE Trans. on Circuits and Systems I*, vol. 58, pp. 2051-2060, Sept. 2011.
- [20] M. Gupta and B. Song, "A 1.8GHz spur cancelled fractional-N frequency synthesizer with LMS-based DAC gain calibration," *IEEE J. Solid-State Circuits*, vol. 41, pp. 2842-2851, Dec. 2006.
- [21] S. E. Meninger and M. H. Perrott, "A 1MHz bandwidth 3.6GHz 0.18 $\mu$ m CMOS fractional-N synthesizer," *IEEE J. of Solid-State Circuits*, vol. 41, pp. 966-980, Apr. 2006.
- [22] X. Yu, Y. Sun, W. Rhee, and Z. Wang, "An FIR-embedded noise filtering method for  $\Delta\Sigma$  fractional-N PLL clock generators," *IEEE Journal of Solid-State Circuits*, vol. 44, pp. 2426-2436, Sept. 2009.
- [23] X. Yu, Y. Sun, W. Rhee, H. Ahn, B. Park, and Z. Wang, "A  $\Delta\Sigma$  fractional-N frequency synthesizer with customized noise shaping for WCDMA/HSDPA applications," *IEEE J. of Solid-State Circuits*, vol. 44, pp. 2193-2201, Aug. 2009.
- [24] X. Yu, *et al.*, "A 65nm CMOS 3.6GHz fractional-N PLL with 5th-order delta-sigma modulation and weighted FIR Filtering," in *Proc. IEEE A-SSCC*, Nov. 2009, pp. 77-80.
- [25] M. Kondoul, A. Matsuda, H. Yamazaki, and O. Kobayashi, "A 0.3mm<sup>2</sup> 90-to-770MHz fractional-N synthesizer for a digital TV tuner," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2010, pp. 248-249.
- [26] D.-W. Jee, Y. Suh, H.-J. Park, and J.-Y. Sim, "A 0.1-fref BW 1GHz fractional-N PLL with FIR embedded phase-interpolator-based noise filtering," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2011, pp. 94-95.
- [27] I.-T. Lee, H.-Y. Lu, and S.-I. Liu, "A 6-GHz all-digital fractional-N frequency synthesizer using FIR-embedded noise filtering technique," *IEEE Trans. on Circuits and Systems II*, vol. 59, pp. 267-271, May 2012.
- [28] W. Rhee and A. Ali, "An on-chip phase-compensation technique in fractional-N frequency synthesis," in *IEEE ISCAS Proc.*, vol. 3, May 1999, pp. 363-366.
- [29] C.-H. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phase locked loop with precise I/Q matching," *IEEE J. Solid-State Circuits*, vol. 36, no. 5, pp. 777-786, May 2001.
- [30] S. Pamarti and S. Delshadpour, "A spur elimination technique for phase interpolation-based fractional-N PLLs," *IEEE Trans. on Circuits Systems I*, vol. 55, no. 6, pp. 1639-1647, Jul. 2008.
- [31] L. Zhang, *et al.*, "A hybrid spur compensation technique for finite-modulo fractional-N phase-locked loops," in *IEEE J. of Solid-State Circuits*, pp. 2922-2934, Nov. 2009.

- [32] B. Chi, X. Yu, W. Rhee, and Z. Wang, "A fractional-N PLL for digital clock generation with an FIR-embedded frequency divider," in *Proc. IEEE ISCAS*, pp. 3051-3054, May 2007.
- [33] B. Zhou, *et al.*, "A 1Mb/s 3.2-4.4GHz reconfigurable FM-UWB transmitter in 0.18 $\mu$ m CMOS," in *Proc. IEEE RFIC*, June 2011, pp. 1-4.



**Woogeun Rhee** received the B.S. degree in electronics engineering from Seoul National University, Seoul, Korea, in 1991, the M.S. degree in electrical engineering from the University of California, Los Angeles, in 1993, and the Ph.D.

degree in electrical and computer engineering from the University of Illinois, Urbana-Champaign, in 2001. From 1997 to 2001, he was with Conexant Systems, Newport Beach, CA, where he was a Principal Engineer and developed low-power, low-cost fractional-N synthesizers. From 2001 to 2006, he was with IBM Thomas J. Watson Research Center, Yorktown Heights, NY and worked on clocking area for high-speed I/O serial links, including low-jitter phase-locked loops, clock-and-data recovery circuits, and on-chip testability circuits. In August 2006, he joined the faculty of the Institute of Microelectronics at Tsinghua University, Beijing, China, and became a Professor in 2012. His current research interests include clock/frequency generation systems for wireline and wireless communications and low-power transceiver systems for wireless body area networks. He holds 14 U.S. patents. Dr. Rhee served as an Associate Editor for *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II* (2008-2009) and a Guest Editor for *IEEE JOURNAL OF SOLID-STATE CIRCUITS* Special Issue in November 2012. He is currently an Associate Editor for *IEEE JOURNAL OF SOLID-STATE CIRCUITS* and for *IEEE JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE* from 2009. He is also a member of the Technical Program Committee for the IEEE International Solid-State Circuits Conference (ISSCC) and the IEEE Asian Solid-State Circuits Conference (A-SSCC). He was the recipient of the IBM Faculty Award in 2007 from IBM Corporation, USA and listed in *Marquis Who's Who in the World* (2009-2012).



**Ni Xu** received the B.S. degree in electrical engineering from Beijing University of Posts and Telecommunications, Beijing, China. She is currently working toward the Ph.D. degree at the Institute of Microelectronics, Tsinghua

University, Beijing, China. Her research interests mainly focus on digital phase-locked loops and high data rate phase modulation circuit.



**Bo Zhou** received the B.S. degree from Hunan University, Changsha, China, in 2002, and the M.S. degree in Shanghai Jiaotong University, Shanghai, China, in 2005, and the Ph.D. degree in Tsinghua University, Beijing, China, in 2012, respectively.

In 2005, he joined STMicroelectronics Co. Ltd., Shanghai, China, and worked on car-body electronic power design. In 2007, he joined Agere System Co. Ltd., Shanghai, China, and worked on magnetic head read-write channel design. In 2012, he joined the faculty of the Institute of Application Specific Instruction-set Processors at Beijing Institute of Technology. His research interests cover analog and RF integrated circuit design.





**Zhihua Wang** received the B.S., M.S., and Ph.D. degree in electronic engineering from Tsinghua University, Beijing, China, in 1983, 1985, and 1990, respectively. In 1983, he joined the faculty at Tsinghua University, where he is a full

Professor since 1997 and Deputy Director of Institute of Microelectronics since 2000. From 1992 to 1993, he was a Visiting Scholar at Carnegie Mellon University. From 1993 to 1994, he was a Visiting Researcher at KU Leuven, Belgium. His current research mainly focuses on CMOS RF IC and biomedical applications. His ongoing work includes RFID, PLL, low-power wireless transceivers, and smart clinic equipment with combination of leading edge CMOS RFIC and digital imaging processing techniques. Prof. Wang has served as Deputy Chairman of Beijing Semiconductor Industries Association and ASIC Society of Chinese Institute of Communication, as well as Deputy Secretary General of Integrated Circuit Society in China Semiconductor Industries Association. He had been one of the chief scientists of the China Ministry of Science and Technology serves on the expert committee of the National High Technology Research and Development Program of China (863 Program) in the area of information science and technologies from 2007 to 2011. He had been an official member of China Committee for the Union Radio-Scientifique Internationale (URSI) during 2000 to 2010. He was the chairman of IEEE Solid-State Circuit Society Beijing Chapter during 1999–2009. He has been a Technologies Program Committee member of ISSCC (International Solid-State Circuit Conference) during 2005 to 2011. He is an Associate Editor for IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS.